


# Stop Watch Using Basys 3

소속	AI 시스템 반도체 설계 2기
이름	최현우



#### **Table of contents**

01

02

03

Overview

System Architecture

Design Of System

04


05

06


Implementation

Review

Q&A




#### Hardware & Environment




<u>Hardware</u>	Basys 3
Environment	Vivado 2023.2 & VSCODE
<u>Language</u>	Verilog

### Function Specifications 1



# Function Specifications 2



#### Function Update 1

#### Origin

시계가 동작할 때 시간 조정

→ 정확한 시간을 맞추기 어려 움

#### **Update**

시계를 멈췄을 때만, 시간 조정 가능

→ SW[2] 사용

#### Function Update 2

#### Origin

좌, 우 버튼을 조정할 시간 선택

- → 시간의 일의 자리, 십의 자리 세 부 조정 불가
- → 해당 시간 창에서 다른 시간을 바꿈

#### **Update**

- 1. 시간의 십의 자리 및 일의 자 리 세부 조정 가능
- 2. 해당 시간 창에서는 해당 시 간만 조정 가능

Ex) sec창에선 sec만 조정 가능

### Function Update 3


#### Origin

현재 조정하고 있는 시간을 알 수 없음


#### **Update**


현재 조정 중인 시간 창이 점멸

→ PWM 사용




# Block Diagram(OverView)






#### **DEMUX**




#### **DEMUX: CODE**

```
• • •
module demux_watch_sw (
    input btnU,
    input btnD,
    input btnL,
    input btnR,
    input sw2,
    input sel,
    output [4:0] watch,
   output [1:0] stop_watch
);
    assign stop_watch = (sel) ? {btnL, btnR} : 2'bzz;
    assign watch = (!sel) ? {btnU, btnD, btnL, btnR, sw2} : 5'bzz_zzz;
endmodule
```


#### **DEMUX: Schematic**



#### Watch




### Watch\_CU: Block Diagram



```
module watch_CU (
    input clk,
    input rst,
    input sw2,
    input sw0,
    input btnL,
    input btnR,
    output sec_1,
    output sec_10,
    output min_1,
    output min_10,
   output hour_1,
    output hour_10,
    output reg stop
);
```

#### Watch CU: FSM



State 0	STOP
State 1	RUN
State 2	SEC_CHANGE
State 3	MIN_H_CHAN GE
State 4	SEC_SHIFT_L
State 5	SEC_SHIFT_R
State 6	MIN_H_SHIFT_ L
State 7	MIN_H_SHIFT_ R

### Watch\_CU: Next state 1

```
always @(*) begin
        case (state)
            STOP: if(sw2) begin
                next_state = RUN;
            end
            else if(sw0) begin
                next_state = MIN_H_CHANGE;
            end
            else begin
                next_state = SEC_CHANGE;
            end
            RUN: if(!sw2) begin
                next_state = STOP;
            end
            else begin
                next_state = RUN;
            end
```

#### Watch\_CU: Next state 2

```
MIN_H_CHANGE : if(btnL) begin
               next_state = MIN_H_SHIFT_L;
            end
            else if(btnR) begin
               next_state = MIN_H_SHIFT_R;
           end
            else if(sw2) begin
               next_state = RUN;
            end
            else if(!sw0) begin
               next_state = SEC_CHANGE;
            end
            else begin
               next_state = MIN_H_CHANGE;
            end
```

```
SEC_CHANGE : if(btnL) begin
                next_state = SEC_SHIFT_L;
            end
            else if(sw0) begin
                next state = MIN H CHANGE;
            end
            else if(btnR) begin
                next state = SEC SHIFT R;
            end
            else if(sw2) begin
                next_state = RUN;
            end
            else begin
                next_state = SEC_CHANGE;
            end
```

#### Watch\_CU: Next state 3


```
MIN_H_SHIFT_L : next_state = MIN_H_CHANGE;
        MIN_H_SHIFT_R : next_state = MIN_H_CHANGE;
        SEC_SHIFT_L : next_state = SEC_CHANGE;
        SEC_SHIFT_R : next_state = SEC_CHANGE;
        default : state = STOP;
    endcase
end
```


# Watch\_CU: Output Logic 1

```
always @(*) begin
        case (state)
            STOP: begin
                stop = 1'b1;
            end
            RUN : begin
                stop = 1'b0;
            end
            default: stop = 1'b1;
        endcase
    end
```


# Watch\_CU: Output Logic 2


```
assign {sec_10, sec_1} = sec_reg[2:1];
assign {hour_10, hour_1, min_10, min_1} = min_h_reg[4:1];
```







#### Watch\_CU: Output Logic 3






### Watch CU: Output Logic 4






# Watch\_CU: Simulation(STOP)




# 






### Watch\_CU: Simulation(Shift: Min\_H)






### Watch\_DP: Block Diagram



```
module watch_DP (
    input clk,
    input rst,
    input sec_1,
    input sec_10,
    input min_1,
    input min_10,
    input hour_1,
    input hour_10,
    input stop,
    input up,
    input down,
    output [6:0] msec,
    output [5:0] sec,
    output [5:0] min,
    output [4:0] hour
);
```

# TIME\_CNT: Block Diagram



```
parameter MAX_DIGIT_10 = 5,
output reg [BIT_WIDTH - 1:0] o_time,
```

### TIME\_CNT: Problem

#### **Condition**

Digit\_10 == MAX

Digit\_1 == MAX

Digit\_10 == MIN

Digit\_1 == MIN

TCNT == MAX

ETC

**Too Many MUX!** 

# TIME\_CNT: Solution - Flag(CASE)


```
assign max_10 = ((tcnt / 10) == MAX_DIGIT_10) ? 1 : 0;
assign max_1 = ((tcnt % 10) == MAX_DIGIT_1) ? 1 : 0;
assign min_10 = ((tcnt / 10) == MIN_DIGIT) ? 1 : 0;
assign min_1 = ((tcnt % 10) == MIN_DIGIT) ? 1 : 0;
assign tcnt_max = (tcnt == (TCNT-1)) ? 1 : 0;
assign condition = {i_tick, tcnt_max, max_10, max_1, min_10, min_1, digit_10, digit_1, up, down};
```

# TIME\_CNT: Solution - Flag(CASE)


```
. . .
always @(*) begin
       casez (condition)
            10'b10ZZZ ZZZZZ: begin
               tcnt_next = tcnt + 1;
               rotick next = 0:
            end
           10'b11ZZZ ZZZZZ: begin
               tcnt_next = 0;
               rotick_next = 1;
            end
            10'bZZ1ZZ Z1010: begin
               tcnt_next = tcnt - (MAX_DIGIT_10 * 10);
               rotick_next = 0;
            10'bZZ0ZZ_Z1010: begin
               tcnt_next = tcnt + 10;
               rotick_next = 0;
           10'bZZZ1Z_Z0110: begin
               tcnt_next = tcnt - MAX_DIGIT_1;
               rotick next = 0;
            end
           10'bZZZ0Z_Z0110: begin
               tcnt_next = tcnt + 1;
               rotick_next = 0;
            end
```

```
10'bZZZZ1_Z1001: begin
                tcnt next = tcnt + (MAX DIGIT 10 * 10);
                rotick next = 0:
            end
            10'bZZZZ0 Z1001: begin
                tcnt_next = tcnt - 10;
                rotick next = 0:
            end
            10'bZZZZZ 10101: begin
                tcnt_next = tcnt + MAX_DIGIT_1;
                rotick next = 0;
            end
            10'bZZZZZ_00101: begin
                tcnt_next = tcnt - 1;
                rotick next = 0:
            end
            default: begin
                tcnt_next = tcnt;
                rotick next = 0;
            end
        endcase
    end
```


# TIME\_CNT: Solution – Schematic



#### **2X1 MUX**




#### 2X1 MUX: CODE & Result




### 2X1 MUX → FND\_CTRL


```
fnd_ctrl U_FND_CTRL (
        .clk(clk),
        .rst(rst),
        .sel_sw0(sw0),
        .sw1(sw1),
        .sw2(sw2)
        .msec(w_fnd_time[23:17]),
        .sec (w_fnd_time[16:11]),
        .min (w_fnd_time[10:5]),
        .hour(w_fnd_time[4:0]),
        .fnd_data(fnd_data),
        .fnd_com (fnd_com)
```



# FND\_CTRL




### FND\_COM\_CTRL



```
fnd_com_ctrl (
    input clk,
    input clk_lk,
    input rst,
    input sw0,
    input sw1,
    input sw2,
    input [1:0] fnd_sel,

output reg [3:0]
fmd_com
```

# FND\_COM\_CTRL: FSM



STATE 0	IDLE
STATE 1	SEC_CHANGE
STATE_2	MIN_H_CHANGE

### FND\_COM\_CTRL: Next State Logic

```
. .
always @(*) begin
       next_state = state;
       case (state)
            IDLE:
           if ((!sw0) && (!sw2)) begin
               next_state = SEC_CHANGE;
           end else if ((sw0) && (!sw2)) begin
               next_state = MIN_H_CHANGE;
           end else begin
               next_state = IDLE;
            end
           SEC CHANGE:
           if (sw2 | sw1) begin
               next_state = IDLE;
           end else if ((sw0) && (!sw2)) begin
               next_state = MIN_H_CHANGE;
           end else begin
               next_state = SEC_CHANGE;
            end
           MIN_H_CHANGE:
           if (sw2 | sw1) begin
               next_state = IDLE;
           end else if ((!sw0) && (!sw2)) begin
               next_state = SEC_CHANGE;
           end else begin
               next_state = MIN_H_CHANGE;
            end
        endcase
```

# FND\_COM\_CTRL: Ouput Logic

```
pwm_gen #(
        .DUTY(300),
        .MAX_TIME(1000)
    ) PWM_0 (
        .clk_1k(clk_1k),
        .rst(rst),
        .pwm(w_pwm)
    );
```


# FND\_COM\_CTRL: Ouput Logic

### **IDLE**

### SEC\_CHANGE

### MIN\_H\_CHANGE

### **PWM**




```
module pwm_gen#(
    parameter DUTY = 5,
    parameter MAX_TIME = 10
    input clk_1k,
    input rst,
    output reg [3:0] pwm
    );
```

### PWM: Code


```
• • •
always @(posedge clk_1k or posedge rst)
begin if(rst) begin
            pwm <= 4'b1111;
            cnt <= 0;
        end
        else if(cnt <= (DUTY - 1)) begin</pre>
            pwm <= 4'b1111;
        end
        else if(cnt == (MAX_TIME - 1)) begin
            pwm <= 0;
            cnt <= 0;
        end
        else begin
            pwm \ll 0;
        end
    end
```

# pwm\_gen#( .DUTY(2), .MAX\_TIME(10) )DUT\_PWM( .clk\_1k(clk), .rst(rst), .pwm(w\_pwm) );

### **PWM: Simulation**





# LED\_SEL



### LED\_SEL: CODE

```
assign led[1:0] = (!sw0) ? 2'b01 : 2'b10;
assign led[3:2] = (!sw1) ? 2'b01 : 2'b10;
```






### Notice


!SW[1] Short 문제

Origin	Change
SW[0]	SW[2]
SW[1]	SW[3]
SW[2]	SW[4]


# Time Change-STOP




# Time Change-RUN



# Watch - Stop Watch





# 어려웠던 점1: Watch\_CU

### **Problem**

FSM의 조건이 많음

→ 다단 MUX 발생

→ 타이밍 문제 가능성

### Solution

Rotate Shift Register 이용

- → 제어 신호 출력에 Shift reg 이용
- → 조건 수 감소
- → 다단 MUX 감소

# 어려웠던 점2: Watch\_DP

### **Problem**

조건식 다수


- → 다단 MUX 문제
  - → Case문 시도
- → Case문은 비교 조건 불가

### **Solution**

Flag를 이용한 Case문

- → 각 조건들에 대해 Flag 세팅
- → 하나의 Condition으로 묶음
- → CaseZ를 이용해 다대일 MUX 설계

# 아쉬운 점1: Watch\_CU



# 아쉬운 점2: CU 조건 이용

### 기존

Watch CU에서 컨트롤 신호 생성


→ DP를 제외한 FND CTRL 등에서 사용 X


- → 신호 낭비
- → AREA 증가

### **Update**

FND\_COM\_CTRL FSM 사용X

- → Watch CU에서 생성한 제어 신호 사용
- → FSM 필요 X
- → Area 감소
- → Performance 향상





# Thanks!

**CREDITS:** This presentation template was created by **Slidesgo**, and includes icons by **Flaticon**, and infographics & images by **Freepik** 

Please keep this slide for attribution