
MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.


# (Synchronous) Finite State Machines




Lab 2 is due Thursday

6.004 - Spring 2009 2/24/09 modified 2/23/09 09:27 LOG - FSMs 1

#### Our New Machine



#### Must Respect Timing Assumptions!



#### Questions:

- · Constraints on T<sub>CD</sub> for the logic?
- $t_{CD,R} (1 \text{ ns}) + t_{CD,L}(?) > t_{H,R}(2 \text{ ns})$  $t_{CD,L} > 1 \text{ ns}$
- Minimum clock period?
- $t_{CLK} > t_{PD,R} + t_{PD,L} + t_{S,R} > 10$ nS
- Setup, Hold times for Inputs?  $t_{\mathfrak{S}} = t_{PD,L} + t_{\mathfrak{S}} = t_{PD,L} + t_{PD,L} +$

 $\begin{aligned} t_{\text{S}} &= t_{\text{PD,L}} + t_{\text{S,R}} = 7 \text{ nS} \\ t_{\text{H}} &= t_{\text{H,R}} - t_{\text{CD,L}} = 1 \text{ nS} \end{aligned}$ 

We know how fast it goes... But what can it do?


6.004 - Spring 2009 LOG - F5Ms 3

# A simple sequential circuit...

2/24/09

Lets make a digital binary Combination Lock:

#### Specification:



How many

registers do

I need?

6.004 - Spring 2009

- · One input ("O" or "1")
- One output ("Unlock" signal)

L06 - F5Ms 2

L06 - FSMs 4

• UNLOCK is 1 if and only if:

Last 4 inputs were the "combination": 0110

6.004 - Spring 2009 2/24/09

# Abstraction du jour: Finite State Machines



#### · A FINITE STATE MACHINE has


- k STATES:  $S_1 \dots S_k$  (one is "initial" state)
- · m INPUTS: I<sub>1</sub> ... I<sub>m</sub>
- n OUTPUTS: 0<sub>1</sub> ... 0<sub>n</sub>
- Transition Rules s'(s, I) for each state s and input I
- · Output Rules Out(s) for each state s

6.004 - Spring 2009 2/24/09 L06 - FSMs 5

# Designing our lock ... Need an initial state; call it SX. Must have a separate state for each step of the proper entry sequence Must handle other (erroneous) entries OUTPUT when in this state transition

State Transition Diagram

# Yet Another Specification



IN	Current State	Next State Unloc
0	SX 000	SO 00 10
1	SX 000	SX 0000
0	SO 00 1	SO 00 10
1	SO 00 1	501 0110
0	901 <b>011</b>	SO 00 10
1	901 <b>011</b>	5011 0 100
0	5011 010	50110 000
1	5011 010	SX 0000
0	50110100	50 <u>00</u> 11
1	50110 <del>100</del>	501 0111

6.004 - Spring 2009

The assignment of codes to states can be arbitrary, however, if you choose them carefully you can greatly reduce your logic requirements.

2/24/09

All state transition diagrams can be described by truth tables...


Binary encodings are assigned to each state (a bit of an art)

The truth table can then be simplified using the reduction techniques we learned for combinational logic

LOG-FSMs 7


## Valid State Diagrams

2/24/09



6.004 - Spring 2009

MOORE Machine: Outputs on States



ao to \$0 and \$01?

L06 - F5Ms 6


Heavy circle


MEALY Machine:
Outputs on Transitions

- Arcs leaving a state must be:
- (1) mutually exclusive
  - can't have two choices for a given input value
- · (2) collectively exhaustive
  - every state must specify what happens for each possible input combination. "Nothing happens" means are back to itself.

6.004 - Spring 2009 2/24/09 LOG - F5Ms 8

#### Now put it in Hardware!






#### Asynchronous Inputs - I

Our example assumed a single clock transition per input. What if the "button pusher" is unaware of, or not synchronized with, the clock?

What if each button input is an asynchronous O/1 level? How do we prevent a single button press, e.g., from making several transitions?




Use intervening states to synchronize button presses!

6.004 - Spring 2009

#### FSM Party Games

1. What can you say about the number of states?



2. Same question:

States States

3. Here's an FSM. Can you discover its rules?



L06 - FSMs 12

Figure by MIT OpenCourseWare.

6.004 - Spring 2009

We assume

inputs are

synchronized

with clock...

2/24/09

L06 - FSMs 11

About the Dynamic Discipline?

#### What's My Transition Diagram?




Figure by MIT OpenCourseWare.

- · If you know NOTHING about the FSM, you're never sure!
- If you have a BOUND on the number of states, you can discover its behavior:

K-state FSM: Every (reachable) state can be reached in < k steps.

BUT ... states may be equivalent!

6.004 - Spring 2009 2/24/09 L06 - F5Ms 13

#### Lets build an Ant





- SENSORS: antennae L and R, each 1 if in contact with something.
- ACTUATORS: Forward Step F, ten-degree turns TL and TR (left, right).

GOAL: Make our ant smart enough to get out of a maze like:



STRATEGY: "Right antenna to the wall"

6.004 - Spring 2009 2/24/09 L06 - FSMs 15

#### FSM Equivalence



#### ARE THEY DIFFERENT?

NOT in any practical sense! They are EXTERNALLY INDISTINGUISHABLE, hence interchangeable.

FSMs EQUIVALENT iff every input sequence yields identical output sequences.

#### ENGINEERING GOAL:


- HAVE an FSM which works...
- WANT simplest (ergo cheapest) equivalent FSM.

6.004 - Spring 2009 2/24/09 LO6 - FSMs 14

#### Lost in space



Action: Go forward until we hit something.



"lost" is the initial state

6.004 - Spring 2009 2/24/09 L06 - F5Ms 16


#### Bonk!







Action: Turn left (CCW) until we don't touch anymore




6.004 - Spring 2009 2/24/09 L06 - FSMs 17

#### A little to the right...



Action: Step and turn right a little, look for wall




6.004 - Spring 2009 2/24/09 LO6 - FSMs 1

#### Then a little to the left




Action: Step and turn left a little, till not touching (again)




6.004 - Spring 2009 2/24/09 LO6 - F5Ms 19

# Dealing with corners



Action: Step and turn right until we hit perpendicular wall



6.004-Spring 2009 2/24/09 L06-F5Ms 20

# **Equivalent State Reduction**


Observation:  $S_i \equiv S_i$  if

- 1. States have identical outputs; AND
- 2. Every input →equivalent states.

Reduction Strategy:

6.004 - Spring 2009


Find pairs of equivalent states, MERGE them.



6.004 - Spring 2009 2/24/09 LOG - F9Ms 21

#### An Evolutionary Step


Merge equivalent states Wall 1 and Corner into a single new, combined state.



Behaves exactly as previous (5-state) FSM, but requires  $\underline{\text{half}}$  the ROM in its implementation!

6.004 - Spring 2009 2/24/09 LO6 - F5Ms 22


#### **Building the Transition Table**



2/24/09

L06 - FSMs 23

#### Implementation Details



Complete Transition table

S1' 
$$S_1S_0$$
00 01 11 10
00 0 1 1 1 1

LR 01 0 0 1 1
10 0 0 0 1


 $S_1' = S_1\overline{S_0} + \overline{L}S_1 + \overline{L}RS_0$ 

S0'  $S_1S_0$ 
00 01 11 10
00 0 0 0 0

LR 01 1 1 1 1
11 1 1 1 1
 $S_1' = R + L\overline{S_1} + LS_0$ 


6.004 - Spring 2009 2/24/09 LO6 - FSMs 24

#### Ant Schematic



6.004 - Spring 2009 2/24/09 L06 - FSMs 25


#### Roboant®




Featuring the new Mark-II ant: can add (M), erase (E), and sense (S) marks along its path.

6.004 - Spring 2009 2/24/09 LO6 - F5Ms 26

# Housekeeping issues...



- 1. Initialization? Clear the memory?
- 2. Unused state encodings?
  - waste ROM (use PLA or gates)
  - what does it mean?
  - can the FSM recover?



- 3. Choosing encoding for state?
- 4. Synchronizing input changes with state update?

Now, that's a funny looking state machine

6.004 - Spring 2009 2/24/09 L06 - FSMs 27

#### Twisting you Further...

#### MORE THAN ANTS:

Swarming, flocking, and schooling can result from collections of very simple FSMs

#### • PERHAPS MOST PHYSICS:

Cellular automata, arrays of simple FSMs, can more accurately model fluilds than numerical solutions to PDEs

#### WHAT IF:

We replaced the ROM with a RAM and have outputs that modify the RAM?

... You'll see FSMs for the rest of your life!



6.004 - Spring 2009 2/24/09 LO6 - F5Ms 28