
MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

Synthesis of Combinational Logic



Lab 1 is due Thursday 2/19 Quiz 1 is a week from Friday (in section)

6.004 - Spring 2009

LO4 - Logic Synthesis 1

Functional Specifications

There are many ways of specifying the function of a combinational device, for example:

> If C is 1 then copy B to Y, otherwise copy AtoY

Argh... I'm tired of word games

Concise alternatives:

truth tables are a concise description of the combinational system's function.

Boolean expressions form an algebra in whose operations are AND (multiplication), OR (addition), and inversion (overbar).

Truth Table

C B A Y

 $Y = \overline{CB}A + \overline{C}BA + CB\overline{A} + CBA$

Any combinational (Boolean) function can be specified as a truth table or an equivalent sum-of-products Boolean expression!

6.004 - Spring 2009 LO4 - Logic Synthesis 2

Here's a Design Approach

Truth Table

(2	В	Α	У
()	0	0	0
()	0	1	1
()	1	0	0
()	1	1	1
1	l	0	0	0
1	l	0	1	0
1	l	1	0	1
•		1	- 1 l	1 1

- -it's systematic! -it's easy!
- -are we done yet???

- 1) Write out our functional spec as a truth table
- 2) Write down a Boolean expression with terms covering each '1' in the output:

$$Y = \overline{CB}A + \overline{C}BA + CB\overline{A} + CBA$$

3) Wire up the gates, call it a day, and declare success!

This approach will always give us Boolean expressions in a particular form: SUM-OF-PRODUCTS

Straightforward Synthesis


We can implement

SUM-OF-PRODUCTS

with just three levels of

logic.

INVERTERS/AND/OR



Propagation delay --

No more than 3 gate delays

(assuming gates with an arbitrary number of inputs)

6.004 - Spring 2009 2/12/09 LO4 - Logic Synthesis 3 6.004 - Spring 2009 2/12/09 LO4 - Logic Synthesis 4

Basic Gate Repertoire

Are we sure we have all the gates we need? Just how many two-input gates are there?

AND		01	0R			ND		NOR		
	ΑB	У	AB	У		ΑB	У	_	ΑB	У
	00	0	00	0	_	00	1	_	00	1
	01	0	01	1		01	1		01	0
	10	0	10	1		10	1		10	0
	11	1	11	1		11	0		11	0

Hmmmm... all of these have 2-inputs (no surprise)

6.004 - Spring 2009

6.004 - Spring 2009

... each with 4 combinations, giving 22 output cases


$$2^{2^2}$$
 = 2^4 = 16

LO4 - Logic Synthesis 5

How many ways are there of assigning 4 outputs? 2/12/09

Logic Geek Party Games

You have plenty of ANDs and ORs, but only 2 inverters. Can you invert more than 2 independent inputs?



CHALLENGE: Come up with a combinational circuit using ANDs, ORs, and at most 2 inverters that inverts A. B. and C!

Such a circuit exists. What does that mean?

- If we can invert 3 signals using 2 inverters, can we use 2 of the pseudoinverters to invert 3 more signals?

2/12/09

- Do we need only 2 inverters to make ANY combinational circuit?

Hint: there's a subtle difference between our 3-inv device and three combinational inverters!

Is our 3-inv device LENIENT?

LO4 - Logic Synthesis 7

There are only so many gates

There are only 16 possible 2-input gates ... some we know already, others are just silly

How many of these gates implemented using a single CMOS gate?

I																	
Ν									_		$\overline{}$		_		_	$\overline{}$	
Ρ	Z									Х	Ν		Ν		Ν		
U	Е	Α	Α		В		X		Ν	Ν	0	Α	0	В	Α	0	
Т	R	Ν	>		>		0	0	0	0	Т	<=	Т	<=	Ν	Ν	
AB	0	D	В	Α	Α	В	R	R	R	R	'B'	В	' <i>A'</i>	Α	D	Ε	
00	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	
11	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	

CMOS gates are inverting; we can always respond positively to positive transitions by cascaded gates. But suppose our logic yielded cheap positive functions, while inverters were expensive...

2/12/09 6.004 - Spring 2009 LO4 - Logic Synthesis 6

Fortunately, we can get by with a few basic gates...


AND, OR, and NOT are sufficient... (cf Boolean Expressions):

How many different gates do we really need?

2/12/09 6.004 - Spring 2009 LO4 - Logic Synthesis 8

One will do!

NANDs and NORs are universal:




Ah!, but what if we want more than 2-inputs

6.004 - Spring 2009 2/12/09 L04 - Logic Synthesis 9

I think that I shall never see

a circuit lovely as...



N-input TREE has $O(\log N)$ levels...

Signal propagation takes $O(\frac{\log N}{2})$ gate delays.


Question: Can EVERY N-Input Boolean function be implemented as a tree of 2-input gates?

Stupid Gate Tricks

Suppose we have some 2-input XOR gates:

$$t_{pd} = 1$$
$$t_{cd} = 0$$

And we want an N-input XOR:



output = 1
iff number of 1s
input is ODD
("ODD PARITY")

 $t_{pd} = O(\underline{N})$ -- WORST CASE.


Can we compute N-input XOR faster?

6.004 – Spring 2009 2/12/09 LO4 - Logic Synthesis 10

Are Trees Always Best?

Alternate Plan: Large Fan-in gates

- ◆ N pulldowns with complementary pullups
- ◆ Output HIGH if any input is HIGH = "OR"



 Propagation delay: O(N) since each additional MOSFET adds C




Don't be mislead by the "big O" stuff... the constants in this case can be much smaller... so for small N this plan might be the best.

2/12/09

6.004 - Spring 2009

Practical SOP Implementation



Logic Simplification

Can we implement the same function with fewer gates? Before trying we'll add a few more tricks in our bag.

BOOLEAN ALGEBRA:

OR rules: a + 1 = 1, a + 0 = a, a + a = a

AND rules: a1 = a, a0 = 0, aa = aCommutative: a + b = b + a. ab = ba

Associative: (a+b)+c=a+(b+c), (ab)c=a(bc)Distributive: a(b+c)=ab+ac, a+bc=(a+b)(a+c)

Complements: $a + \overline{a} = 1$, $a\overline{a} = 0$ Absorption: a + ab = a, $a + \overline{a}b = a + b$

a(a+b)=a, $a(\overline{a}+b)=ab$

Reduction: $\underbrace{ab + \overline{a}b = b}_{\underline{a}b = \underline{b}}, \underbrace{(a + \underline{b})(\overline{a} + \underline{b}) = b}_{\underline{a}b = \underline{b}}$

DeMorgan's Law: $\overline{a} + \overline{b} = \overline{ab}$, $\overline{a}\overline{b} = \overline{a+b}$

6.004 – Spring 2009 2/12/09 LO4 - Logic Synthesis 14

Boolean Minimization:

An Algebraic Approach

Can't he come up with a <u>new</u> example???

Lets (again!) simplify

$$Y = \overline{CB}A + CB\overline{A} + CBA + \overline{C}BA$$

Using the identity

6.004 - Spring 2009

$$\alpha A + \alpha \overline{A} = \alpha$$

For any expression α and variable A:

$$Y = \overline{CBA} + CB\overline{A} + CBA + \overline{C}BA$$


$$Y = \overline{CBA} + CB + \overline{C}BA$$

$$Y = \overline{CA} + CB$$

Hey, I could write A program to do That!

2/12/09 LO4-Logic Synthesis 15

A Case for Non-Minimal SOP



Truth Tables with "Don't Cares"


One way to reveal the opportunities for a more compact implementation is to rewrite the truth table using "don't cares" (--) to indicate when the value of a particular input is irrelevant in determining the value of the output.

0 0 1 0

2/12/09 6.004 - Spring 2009 LO4 - Logic Synthesis 17

Systematic Implementations of Combinational Logic

Consider implementation of some arbitrary Boolean function, F(A,B,C) ... using a MULTIPLEXER as the only circuit element:




2/12/09


Full-Adder

LO4 - Logic Synthesis 19


We've been designing a "mux"




2-input Multiplexer



MUXes can be generalized to 2k data inputs and k select inputs ...




... and implemented as a tree of smaller MUXes:



2/12/09 6.004 - Spring 2009 LO4 - Logic Synthesis 18

General Table Lookup Synthesis




Generalizing:

In theory, we can build any 1-output combinational logic block with multiplexers.

For an N-input function we need a 2^{N} input mux.

BIG Multiplexers? How about 10-input function? 20-input?






2/12/09

6.004 - Spring 2009

LO4 - Logic Synthesis 20

A New Combinational Device




Have I mentioned that HIGH is a synonym for '1' and LOW means the same as '0'

NOW, we are well on our way to building a general purpose table-lookup device.

We can build a 2-dimensional ARRAY of decoders and selectors as follows ...


6.004 - Spring 2009 2/12/09 LO4 - Logic Synthesis 21

Read-only memories (ROMs)



LONG LINES slow down propagation times...

The best way to improve this is to build square arrays, using some inputs to drive output selectors (MUXes):




2D Addressing: Standard for ROMs, RAMs, logic arrays...

6.004 – Spring 2009 2/12/09 LO4 - Logic Synthesis 23

Read-only memories (ROMs)

Each column is large fan-in "OR" as described on slide #12. Note location of pulldowns correspond to a "1" output in the truth table!



Logic According to ROMs

ROMs ignore the structure of combinational functions ...

- Size, layout, and design are independent of function
- Any Truth table can be "programmed" by minor reconfiguration:
 - Metal layer (masked ROMs)
 - Fuses (Field-programmable PROMs)
 - Charge on floating gates (EPROMs)

... etc.

Full Adder

ROMs tend to generate "glitchy" outputs. WHY?

Model: LOOK UP value of function in truth table...
Inputs: "ADDRESS" of a T.T. entry
ROM SIZE = # TT entries...

M SIZE = # 11 entries... ... for an N-input boolean function, size = $\frac{2^{N} \times \text{#outputs}}{2^{N}}$

6.004 – Spring 2009 2/12/09 LO4 - Logic Synthesis 24

Summary

- · Sum of products
 - Any function that can be specified by a truth table or, equivalently, in terms of AND/OR/NOT (Boolean expression)
 - · "3-level" implementation of any logic function
 - · Limitations on number of inputs (fan-in) increases depth
 - · SOP implementation methods
 - · NAND-NAND, NOR-NOR
- Muxes used to build table-lookup implementations
 - Easy to change implemented function -- just change constants
- · ROMs
 - · Decoder logic generates all possible product terms
 - · Selector logic determines which p'terms are or'ed together

6.004 - Spring 2009 2/12/09 L04 - Lagic Synthesis 25