MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009


For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

### Virtual Machines

### Lab 6 due Thursday!

4/14/09 6.004 - Spring 2009 L18 - Virtual Machines 1

## Review: Virtual Memory



Goal: create illusion of large virtual address space

16-entry

Page Table

- · divide address into (VPN,offset), map to (PPN,offset) or page fault
- use high address bits to select page: keep related data on same page
- · use cache (TLB) to speed up mapping mechanism—works well

VPN 0xF

VPN 0x2

VPN 0xE

VPN 0xD


VPN 0xC

· long disk latencies: keep working set in physical memory, use write-back

4/14/09 6.004 - Spring 2009 L18 - Virtual Machines 2

## MMU Address Translation


Typical Multi-level approach





Look in TLB: VPN→PPN cache Usually implemented as a small (16-to 64-entry) fully-associative cache

4/14/09 6.004 - Spring 2009 L18 - Virtual Machines 3

# Example I








4/14/09 6.004 - Spring 2009 L18 - Virtual Machines 4

## Example II



### Setup:

 $256 \, \text{bytes/page} \, (2^8)$ 

16 virtual pages (24)

8 physical pages (23)

12-bit VA (4 vpn, 8 offset)

11-bit PA (3 ppn, 8 offset)

LRU page: VPN = OxE

ST(BP,-4,SP), SP = 0x604 $VA = 0x600, PA = _{0x500}$ 


- →Not resident, it's on disk
- $\rightarrow$ Choose page to replace (LRU = 0xE)
- $\rightarrow$ D[OxE] = 1, so write Ox500-Ox5FC to disk
- →Mark VPN OxE as no longer resident
- $\rightarrow$ Read in page 0x6 from disk into 0x500-0x5FC
- $\rightarrow$ Set up page map for VPN Ox6 = PPN Ox5
- $\rightarrow$ PA = 0x500
- $\rightarrow$ This is a write so set D[0x6] = 1

6.004 - Spring 2009 4/14/09 L18 - Virtual Machines 5

### Contexts


A context is an entire set of mappings from VIRTUAL to PHYSICAL page numbers as specified by the contents of the page map:

> We might like to support multiple VIRTUAL to PHYSICAL Mappings and, thus, multiple Contexts.



THE BIG IDEA: Several programs, each with their own context, may be simultaneously loaded into main memory!


"Context switch": reload the page map!



6.004 - Spring 2009

L18 - Virtual Machines 6

## Power of Contexts: Sharing a CPU




Every application can be written as if it has access to all of memory, without considering where other applications reside.

More than Virtual Memory: A VIRTUAL MACHINE

- 1. TIMESHARING among several programs --
  - · Separate context for each program
  - OS loads appropriate context into pagemap when switching among pgms
- 2. Separate context for Operating System "Kernel" (eg, interrupt handlers)...
  - · "Kernel" vs "User" contexts
  - Switch to Kernel context on interrupt;
  - Switch back on interrupt return.

TYPICAL HARDWARE SUPPORT: rapid context switch mechanism

## Building a Virtual Machine



Goal: give each program its own "VIRTUAL MACHINE"; programs don't "know" about each other...


New abstraction: a process which has its own

- machine state: RO, ..., R30
  - program (w/ shared code)
- context (virtual address space)
- virtual I/O devices (console...)

• PC, stack

"OS Kernel" is a special, privileged process that oversees the other processes and handles real I/O devices, emulating virtual I/O devices for each process

4/14/09 6.004 - Spring 2009 L18 - Virtual Machines 8




### Processes:

Multiplexing the CPU

When this process is interrupted.

We RETURN to this process!




- 1. Running in process #0
- Stop execution of process #O
   either because of explicit yield or
   some sort of timer interrupt; trap
   to handler code, saving current PC
   in XP
- First: save process #0 state (regs, context) Then: load process #1 state (regs, context)
- 4. "Return" to process #1: just like return from other trap handlers (ie., use address in XP) but we're returning from a different trap than happened in step 2!
- 5. Running in process #1

Key Technology: Interrupts.

6.004 - Spring 2009 4/14/09 L18 - Virtual Machines 10

# Interrupt Hardware



## Beta Interrupt Handling

### Minimal Hardware Implementation:

- Check for Interrupt Requests (IRQs) before each instruction fetch.
- · On IRQ i:
  - copy PC into Reg[XP];
  - INSTALLj\*4 as new PC.

### Handler Coding:

- · Save state in "User" structure
- · Call C procedure to handle the exception
- · re-install saved state from "User"
- · Return to Reg[XP]

### WHERE to find handlers?

- BETA Scheme: WIRE IN a low-memory address for each exception handler entry point
- Common alternative: WIRE IN the address of a TABLE of handler addresses ("interrupt vectors")

RESET → 0x8000000 0:

ILLOP → 0x8000000 4:

X\_ADR → 0x8000000 8:

BR(...)

12:

BR(...)

BR(...)

BR(...)

SAVED

STATE

OF A

Iress of a TABLE of

ps")

6.004 - Spring 2009 L18 - Virtual Machines 12

# External (Asynchronous) Interrupts

### Example:

Operating System maintains current time of day (TOD) count. But...this value must be updated periodically in response to clock EVENTs, i.e. signal triggered by 60 Hz timer hardware.

### Program A (Application)

- · Executes instructions of the user program.
- · Doesn't want to know about clock hardware, interrupts, etc!!
- Can incorporate TOD into results by "asking" OS.

### Clock Handler

6.004 - Spring 2009

- GUTS: Sequence of instructions that increments TOD. Written in C.
- Entry/Exit sequences save & restore interrupted state, call the C handler. Written as assembler "stubs".

6.004 - Spring 2009 4/14/09 L18 - Virtual Machines 13

# Simple Timesharing Scheduler

```
struct Mstate {
                                      /* Structure to hold */
  int Regs[31];
                                      /* processor state */
} User;
        (PCB = Process Control Block)
struct PCB {
  struct MState State;
                                      /* Processor state
  Context PageMap;
                                      /* VM Map for proc
  int DPYNum;
                                      /* Console number
 } ProcTbl[N];
                                              /* one per process
int Cur
                                      /* "Active" process */
Scheduler() {
  ProcTbl[Cur].State = User;
                                              /* Save Cur state *
  Cur = (Cur+1) %N;
                                      /* Incr mod N
  User = ProcTbl[Cur].State; /* Install state for next User
  LoadUserContext(ProcTbl[Cur].Context); /* Install context */
```

4/14/09


L18 - Virtual Machines 15

## Interrupt Handler Coding

```
long TimeOfDay;
     struct Mstate { int Regs[31];} User;
     /* Executed 60 times/sec */
                                                                Handler
     Clock Handler() {
                                                                (written in C)
       TimeOfDay = TimeOfDay+1;
       if (TimeOfDay % QUANTUM == 0) Scheduler();
     Clock h:
        ST(r0, User)
                                 Save state of
        ST(r1, User+4)
                               | interrupted
                                  app pgm...
         ST(r30, User+30*4)
         CMOVE (KStack, SP)
                                 Use KERNEL SP
                                                                "Interrupt stub"
        BR(Clock Handler, lp) | call handler
                                                                (written in assy.)
        LD(User, r0)
                                 Restore saved
        LD(User+4, r1)
                                   state.
        LD(User+30*4, r30)
         SUBC (XP, 4, XP)
                                execute interrupted inst
         JMP (XP)
                                 Return to app.
6.004 - Spring 2009
                                      4/14/09
                                                                     L18 - Virtual Machines 14
```

# Avoiding Re-entrance

Handlers which are interruptable are called RE-ENTRANT, and pose special problems... Beta, like many systems, disallows reentrant interrupts! Mechanism: Uninterruptable "Kernel Mode" for OS:



## Communicating with the OS

User-mode programs need to communicate with OS code:

Access virtual I/O devices

Communicate with other processes

...

But if 05 Kernel is in another context (ie, not in user-mode address space) how do we get to it?

Solution:

Abstraction: a supervisor call (SVC) with args in registers -

result in RO or maybe user-mode memory

Implementation: use illegal instructions to cause an exception --

OS code will recognize these particular illegal

instructions as a user-mode SVCs

6.004 - Spring 2009 4/14/09

L18 - Virtual Machines 17

L18 - Virtual Machines 19

Okay...

how it

works

show me


### Code is from lab8.uasm

6.004 - Spring 2009

## **Exception Handling**

```
    This is where the HW sets

. = 0 \times 000000004
                                                          the PC during an exception
BR(I I110p)
                  | on Illegal Instruction (eg SVC)
 Here's the SAVED STATE of the interrupted process, while we're
  processing an interrupt.
UserMState: STORAGE(32) | R0-R31... (PC is in XP!)
| Here are macros to SAVE and RESTORE state -- 31 registers -- from
    the above storage.
.macro SS(R) ST(R, UserMState+(4*R))
                                             | (Auxiliary macro)
.macro SAVESTATE() {
SS(0) SS(1) SS(2) SS(3) SS(4) SS(5) SS(6) SS(7)
SS(8) SS(9) SS(10) SS(11) SS(12) SS(13) SS(14) SS(15)
SS(16) SS(17) SS(18) SS(19) SS(20) SS(21) SS(22) SS(23)
SS(24) SS(25) SS(26) SS(27) SS(28) SS(29) SS(30) }
                                                                  Macros can be used like
.macro RS(R) LD(UserMState+(4*R), R)
                                             | (Auxiliary macro)
                                                                  an in-lined procedure
.macro RESTORESTATE() {
RS(0) RS(1) RS(2) RS(3) RS(4) RS(5) RS(6) RS(7)
RS(8) RS(9) RS(10) RS(11) RS(12) RS(13) RS(14) RS(15)
RS(16) RS(17) RS(18) RS(19) RS(20) RS(21) RS(22) RS(23)
RS(24) RS(25) RS(26) RS(27) RS(28) RS(29) RS(30) }
```



# Illop Handler

```
||| Handler for Illegal Instructions
  ||| (including SVCs)
  ......
                                                         Don't trust the user's stack!
          SAVESTATE ()
                                 | Save the machine state.
          LD (KStack, SP)
                                 | Install kernel stack pointer.
          LD(XP, -4, r0)
                                 | Fetch the illegal instruction
          SHRC(r0, 26, r0)
                                        | Extract the 6-bit OPCODE
                                 | Make it a WORD (4-byte) index
          SHLC(r0, 2, r0)
          LD(r0, UUOTbl, r0)
                                 | Fetch UUOTbl[OPCODE]
          JMP(r0)
                                 | and dispatch to the UUO handler.
                                                                   This is a 64-
                                                                   entry
                                                                   dispatch
   .macro UUO(ADR)
                 LONG (ADR+0x80000000)
                                          | Auxiliary Macros
                                                                   table. Each
                  UUO(UUOError)
   .macro BAD()
                                     supervisor bit...
                                                                   entry is an
                                                                   address of a
                                                                    "handler"
  UUOTbl: BAD()
                  UUO(SVC UUO)
                                   BAD() BAD()
                     BAD()
          BAD()
                                       BAD()
                                                         BAD()
          BAD()
                     BAD()
                                       BAD()
                                                         BAD()
          ... more table follows...
6.004 - Spring 2009
                                                                 L18 - Virtual Machines 20
```

# **Actual Illops**

```
| | | Here's the handler for truly unused opcodes (not SVCs):
UUOError:
          CALL (KWrMsg)
                                                  | Type out an error msg,
          .text "Illegal instruction "
          LD(xp, -4, r0)
                                                   | giving hex instr and location;
          CALL (KHexPrt)
                                                  These utility routines (Kxxx) don't follow our usual
          CALL (KWrMsg)
                                                  calling convention - they take their args in
          .text " at location 0x"
                                                  registers or from words immediately following the
          MOVE (xp,r0)
                                                  procedure call! They adjust LP to skip past any
          CALL (KHexPrt)
                                                  args before returning.
          CALL (KWrMsg)
          .text "! ....."
          HALT()
                                                   | Then crash system.
```


6.004 - Spring 2009 4/14/09 L18 - Virtual Machines 21

### Handler for HALT SVC

```
||| SVC Sub-handler for user-mode HALTs
  - Looks like HALT
 HaltH: BR(I Wait)
                               | SVC(0): User-mode HALT SVC
                                                              should really be
 ||| Here's the common exit sequence from Kernel interrupt handlers: called LOOP!
  ||| Restore registers, and jump back to the interrupted user-mode
 ||| program.
 I Rtn: RESTORESTATE()
 kexit:
         JMP (XP)
                                | Good place for debugging breakpoint!
 ||| Alternate return from interrupt handler which BACKS UP PC,
 ||| and calls the scheduler prior to returning. This causes
 ||| the trapped SVC to be re-executed when the process is
  ||| eventually rescheduled...
                                       | Grab XP from saved MState
 I Wait: LD(UserMState+(4*30), r0)
         SUBC(r0, 4, r0)
                               | back it up to point to
                                                        PCB of next process to
         ST(r0, UserMState+(4*30))
                                      | SVC instruction
         CALL (Scheduler)
                               | Switch current process,
         BR(I Rtn)
                               | and return to (some) user.
                                   4/14/09
6.004 - Spring 2009
                                                              L18 - Virtual Machines 23
```

### Supervisor Call Handler

SVC Instruction format



6.004 - Spring 2009 4/14/09 L18 - Virtual Machines 22

## **OS** organization

