MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

### Interconnect & Communication

Space, Time, & stuff...

Quiz #4 tomorrow!

6.004 - Spring 2009 4/23/09 modified 4/22/09 11:14 L20 - Communication 1

# Technology comes & goes; interfaces last forever

Interfaces typically deserve more engineering attention than the technologies they interface...

- · Abstraction: should outlast many technology generations
- Often "virtualized" to extend beyond original function (e.g. memory, I/O, services, machines)
- Represent more potential value to their proprietors than the technologies they connect.


#### Interface sob stories:

- Interface "warts": Windows "aux.c" bug, Big/little Endian wars
- · IBM PC debacle

### ... and many success stories:

- IBM 360 Instruction set architecture; Postscript; Compact Flash; ...
- Backplane buses

Computer System Technologies What's the most important part of this picture? DRAM Hard Disk Drives Linux Windows Mother boards XP SDRAM LAN technology ActiveX Graphics App Controls Acceleration Servers 6.004 - Spring 2009 4/23/09 L20 - Communication 2



6.004 - Spring 2009 4/23/09 L20 - Communication 3

# Interface Standard: Backplane Bus

The backplane provides: Modular cards that plug into Power a common backplane: Common system clock **CPUs** Wires for communication Memories Bulk storage address I/O devices S/W? operation  $\boxtimes$ finish clock Printed Circuit Cards MODULE

6.004 - Spring 2009 4/23/09 L20 - Communication 5

### The Dumb Bus: ISA & EISA

Original primitive approach --

Just take the control signals and data bus from the CPU module, buffer it, and call it a bus.

Ah, you forget, Unibus, 9-100 SWTP 99-50, 9TB, MultiBus, Apple 2E, ... ISA bus (Original IBM PC bus) -Pin out and timing is nearly identical to the 8088 spec.



6.004 - Spring 2009 4/23/09 L20 - Communication 6

# Smarter "Processor Independent" Buses

http://www.techfest.com/hardware/bus/pci.htm

### NuBus, PCI...

Isolate basic communication primitives from processor architecture:

- · Simple read/write protocols
- Symmetric: any module can become "Master" (smart I/O, multiple processors, etc)
- Support for "plug & play" expansion

Goal: vendor-independent interface standard

### TERMINOLOGY -

✓ PCI: initiator

BUS MASTER – a module that initiates a bus transaction. (CPU, disk controller, etc.)

✓ PCI: target

BUS SLAVE - a module that responds to a bus request. (Memory, I/O device, etc.)

BUS CYCLE – The period from when a transaction is requested until it is served.

# Buses, Interconnect... what's the big deal?

### Aren't buses simply logic circuits with long wires?

Wires: circuit theorist's view:

Equipotential "nodes" of a circuit.

Instant propagation of v, i over entire node.

"space" abstracted out of design model.

Time issues dictated by RLC elements; wires are timeless.

Wires: interconnect engineer's view:
Transmission lines.
Finite signal propagation velocity.
Space matters.
Time matters.
Reality matters.

6.004 - Spring 2009 4/23/09 L20 - Communication 8

### Bus Lines as Transmission Lines

#### ANALOG ISSUES:

- · Propagation times
  - Light travels about 1 ft / ns (about 7"/ns in a wire)
- Skew
  - Different points along the bus see the signals at different times
- Reflections & standing waves
  - At each interface (places where the propagation medium changes) the signal may reflect if the impedances are not matched.
  - Make a transition on a long line may have to wait many transition times for echos to subside.

6.004 - Spring 2009 4/23/09 L20 - Communication 9

TIME

# Coping with Analog Issues...

We'd like our bus to be technology independent...

- Self-timed protocols allow bus transactions to accommodate varying response times;
- Asynchronous protocols avoid the need to pick a (technologydependent) clock frequency.

BUT... asynchronous protocols are vulnerable to analog-domain problems, like the infamous

WIRED-OR GLITCH: what happens when a switch is opened???




COMMON COMPROMISE: Synchronous, Self-Timed protocols


- Broadcast bus clock
- Signals sampled at "safe" times
- \* DEAL WITH: noise, clock skew (wrt signals)

6.004 – Spring 2009 4/23/09 L20 – Communication 10

# Synchronous Bus Clock Timing




Allow for several "round-trip" bus delays so that ringing can die down.



6.004 - Spring 2009 4/23/09 L20 - Communication 11

# A Simple Bus Transaction



#### MASTER:

- 1) Chooses bus operation
- 2) Asserts an address
- 3) Waits for a slave to answer.

#### SLAVE:

- 1) Monitors start
- 2) Check address
- 3) If meant for me
- a) look at bus operation
- b) do operation
- c) signal finish of cycle

#### BUS:


- 1) Monitors start
- 2) Start count down
- If no one answers before counter reaches O then "time out"

L20 - Communication 12

6.004 - Spring 2009 4/23/09

### Multiplexed Bus: Write Transaction

More efficient use of shared wires



We let the address and data buses share the same wires.


Slave sends a status message by driving the operation control signals when it finishes. Possible indications:

- request succeeded
- request failed
- try again

A slave can stall the write by waiting several cycles before asserting the finish signal.

6.004 - Spring 2009 L20 - Communication 13

## Multiplexed Bus: Read Transaction




On reads, we allot one cycle for the bus to "turn around" (stop driving and begin receiving). It generally takes some time to read data anyway.

A slave can stall the read (for instance if the device is slow compared to the bus clock) by waiting several clocks before asserting the finish signal. These delays are sometimes called "WAIT-STATES"

Throughput: 3+ Clocks/word

6.004 - Spring 2009 L20 - Communication 14

# Bus Arbitration: Multiple Bus Masters



#### ISSUES:


- Fairness Given uniform requests, bus cycles should be divided evenly among modules (to each, according to their needs...)
- Bounded Wait An upper bound on how long a module has to wait between requesting and receiving a grant
- Utilization Arbitration scheme should allow for maximum bus performance
- Scalability Fixed-cost per module (both in terms of arbitration H/W and arbitration time.

STATE OF THE ART ARBITRATION: N masters, log N time, log N wires.

# Meanwhile, outside the box...


The Network as an interface standard

ETHERNET: In the mid-70's Bob Metcalf (at Xerox PARC, an MIT alum) devised a bus for networking computers together.



- Inspired by Aloha net (radio)
- COAX replaced "ether"
- Bit-serial (optimized for long wires)
- Variable-length "packets":
  - self-clocked data (no clock, skew!)
- header (dest), data bits
- •Issues: sharing, contention, arbitration, "backoff"

EMERGING IDEA: Protocol "layers" that isolate application-level interface from low-level physical devices:



6.004 - Spring 2009 4/23/09 L20 - Communication 16

# Serial, point-to-point communications....

Becoming standard at all levels?

#### ETHERNET: Broadcast technology

- Sharing (contention) issues
- Multiple-drop-point issues...



Figure by MIT OpenCourseWare.

### Evolution: Point-to-point

- 10BaseT, separate R & T wires
- Each link shared by only 2 hosts
- Network riddled with switches, routers

Figure by MIT OpenCourseWare.

#### Serial point-to-point bus replacements


- Multi Gbit/sec serial links!
- PCle, Infiniband, SATA, ...
- · Packets, headers
- Switches, routing
- Trend: localized, superfast, serial networks!

6.004 - Spring 2009

4/23/09

L20 - Communication 17

# Buses & Bridges in Today's Computers



PCI Express x16... (point-to-point)

Serial ATA Firewire USB 1.1/2.0

6.004 - Spring 2009

...

L20 - Communication 18

L20 - Communication 20

### Generalizing Buses...

Communication Topologies

### 1-dimensional approaches:

"Low cost networks" - constant cost/node

BUS

ONE step for random message delivery (but

only one message at a time)

#### RING

 $\Theta(n)$  steps for random message delivery


### Quadratic-cost Topologies

#### COMPLETE GRAPH:

Dedicated lines connecting each pair of communicating nodes.  $\Theta(n)$  simultaneous communications.

#### CROSSBAR SWITCH:


- Switch dedicated between each pair of
  nodes
- Each  $A_i$  can be connected to one  $B_j$  at any time
- · Special cases:
  - · A = processors, B = memories
  - · A, B same type of node
  - A, B same nodes (complete graph)



6.004 - Spring 2009 4/23/09 L20 - Communication 19

6.004 - Spring 2009 4/23/09

## Mesh Topologies




Nearest-neighbor connectivity: Point-to-point interconnect

- minimizes delays
- minimizes "analog" effects Store-and-forward

(some overhead associated

with communication routing)



6.004 - Spring 2009 4/23/09 L20 - Communication 21

# Communication Topologies: Latency

#### Theorist's view:

- · Each point-to-point link requires one hardware unit.
- · Each point-to-point communication requires one time unit.

Topology	\$	Theoretical Latency	Actual Latency
Complete Graph	Θ (n²)	⊕ (1) →	≥ Θ ( <sup>3</sup> √n)
Crossbar	Θ (n²)	₩ (1)	<b>⊖</b> (n)
1D Bus	Θ(n)	<del></del>	<b>⊖</b> (n)
2D Mesh	Θ(n)	<b>Θ</b> (√n)	
3D Mesh	Θ (n)	<b>Θ</b> (√ <sup>3</sup> √n )	
Tree	Θ (n)	<del>0 (log n )</del>	$\geq \Theta\left(\sqrt[3]{n}\right)$
N-cube	(n log n )	<del>A (loa n t</del>	$\sim 0.13/\overline{n}$

#### IS IT REAL?

- Speed of Light: ~ 1 ns/foot (typical bus propagation: 5 ns/foot)
- Density limits: can a node shrink forever? How about Power, Heat, etc ...?

OBSERVATION: Links on Tree, N-cube must grow with n; hence time/link must grow.


### Logarithmic Latency Networks


HYPERCUBE (n-cube): Cost =  $\Theta(n \log n)$ Worst-case path length =  $\Theta(\log n)$ 











#### BINARY TREE:

Maximum path length is  $\Theta(\log n)$  steps; Cost/node constant.

6.004 - Spring 2009 4/23/09 L20 - Communication 22

### Communications Futures

#### The Old Standbys:

- In box: Backplane buses: parallel, shared data paths
  - Arbitration, skew problems
- · Local area: shared, single "ether" cable
  - · Contention, collisions

### New "switched fabric" tech (in & out of box):


- · Shared wires replaced by point-to-point serial
- · Parallel data paths replaced by serial "packets"
- · Communication network extended via active switches

#### Topological Invariants:

- · Asymptotic performance/cost tradeoffs...
- · Log-latency topologies: a useful fiction
- · Best-case scaling with 3D mesh

#### Watch this space!

- · Technologies: optical, proximity, ....
- · 3D packaging, interconnect
- . 555



FireWire

PCle

SDRAM

SATA

Infiniband

EISA RDRAM

4/23/09 6.004 - Spring 2009 L20 - Communication 24