MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

# Building the Beta



Figure by MIT OpenCourseWare.

Lab #5 due Thursday

6.004 - Spring 2009 3/31/09 L14 - Building a Beta 1

# CPU Design Tradeoffs

<u>Maximum Performance</u>: measured by the numbers of instructions executed per second

Minimum Cost: measured by the size of the circuit.

<u>Best Performance/Price</u>: measured by the ratio of MIPS to size. In power-sensitive applications MIPS/Watt is important too.

6.004 - Spring 2009 3/31/09 L14 - Building a Beta 2

# Performance Measure

Millions of Instructions per Second

MIPS =  $\frac{Clock \, Frequency \, (MHz)}{C.P.I.}$ 


PUSHING PERFORMANCE ...

TODAY: 1 cycle/inst.

LATER: more MHz via pipelining

Clocks per instruction

# The Beta ISA



Opcodes, both formats:

ADD SUB MUL\* DIV\* \*optional CMPEQ CMPLE CMPLT AND OR XOR SHL SHR SRA

### 1 X X X X Rc Ra Literal C (signed)

 $\textbf{LD:} \quad \textit{Reg}[\textit{Rc}] \leftarrow \textit{Mem}[\textit{Reg}[\textit{Ra}] + \textit{SXT}(\textit{C})]$ 

 $\mathbf{5T:} \quad \mathsf{Mem}[\mathsf{Reg}[\mathsf{Ra}] + \mathsf{SXT}(C)] \leftarrow \mathsf{Reg}[\mathsf{Rc}]$ 

**JMP**:  $Reg[Rc] \leftarrow PC+4$ ;  $PC \leftarrow Reg[Ra]$ 

**BEQ:**  $Reg[Rc] \leftarrow PC+4$ ; if Reg[Ra]=0 then  $PC \leftarrow PC+4+4*SXT(C)$ 

BNE:  $Reg[Rc] \leftarrow PC+4$ ; if  $Reg[Ra] \neq 0$  then  $PC \leftarrow PC+4+4*SXT(C)$ 

LDR:  $Reg[Rc] \leftarrow Mem[PC + 4 + 4*SXT(C)]$ 

6.004 - Spring 2009

Instruction classes distinguished by OPCODE: OP OPC MEM Transfer of Control

L14 - Building a Beta 4

6.004 - Spring 2009 3/31/09 L14 - Building a Beta 3


# Approach: Incremental Featurism

Each instruction class can be implemented using a simple component repertoire. We'll try implementing data paths for each class individually, and merge them (using MUXes, etc).

#### Steps:

6.004 - Spring 2009

- 1. Operate instructions
- 2. Load & Store Instructions
- 3. Jump & Branch instructions
- 4. Exceptions
- 5. Merge data paths




L14 - Building a Beta 7

6.004 - Spring 2009 3/31/09 L14 - Building a Beta 5


# Register File Timing

### 2 combinational READ ports, 1 clocked WRITE port



What if (say) WA=RA1??? RD1 reads "old" value of Reg[RA1] until next clock edge!

# Multi-Port Register Files



# Starting point: ALU Ops

32-bit (4-byte) ADD instruction:

### <u>10000d0010d0001d0001100000000000</u>

OpCode Rc Ra Rb (unused)

Means, to BETA,  $Reg[R4] \leftarrow Reg[R2] + Reg[R3]$ 


First, we'll need hardware to:

- Read next 32-bit instruction
- DECODE instruction: ADD, SUB, XOR, etc
- READ operands (Ra, Rb) from Register File;
- PERFORM indicated operation;
- WRITE result back into Register File (Rc).

6.004 – Spring 2009 3/31/09 L14 – Building a Beta 8

### Instruction Fetch/Decode

 Use a counter to FETCH the next instruction: PROGRAM COUNTER (PC)




- · use PC as memory address
- add 4 to PC, load new value at end of cycle
- · fetch instruction from memory
  - use some instruction fields directly (register numbers, 16-bit constant)
  - ouse bits <31:26> to generate controls


6.004 - Spring 2009 3/31/09 L14 - Building a Beta 9

# 


# ALU Operations (w/constant)




## Load Instruction




### Store Instruction



### JMP Instruction



### BEQ/BNE Instructions



### Load Relative Instruction

O11111 Rc Ra Literal C (signed)

LDR:  $Reg[Rc] \leftarrow Mem[PC + 4 + 4*SXT(C)]$ 

Hey, WAIT A MINUTE. What's Load Relative good for anyway??? I thought


- Code is "PURE", i.e. READ-ONLY; and stored in a "PROGRAM" region of memory;
- Data is READ-WRITE, and stored either
  - On the STACK (local); or
  - In some GLOBAL VARIABLE region; or
  - In a global storage HEAP.

So why an instruction designed to load data that's "near" the instruction???

Addresses & other large constants



### LDR Instruction



# **Exception Processing**

#### Plan:

- Interrupt running program
- Invoke exception handler (like a procedure call)
- · Return to continue execution.

#### We'd like RECOVERABLE INTERRUPTS for

- Synchronous events, generated by CPU or system
   FAULTS (eg, Illegal Instruction, divide-by-0, illegal mem address)
   TRAPS & system calls (eg, read-a-character)
- Asynchronous events, generated by I/O
   (eg, key struck, packet received, disk transfer complete)

#### KEY: TRANSPARENCY to interrupted program.

· Most difficult for asynchronous interrupts

6.004 - Spring 2009 3/31/09 L14 - Building a Beta 19

### Exceptions

### What if something BAD happens?

- · Execution of an illegal op-code
- · Reference to non-existent memory
- · Divide by zero

### Or, maybe, just something unanticipated...

- · User hits a key
- · A packet comes in via the network

#### GOAL: handle all these cases (and more) in SOFTWARE:

- Treat each such case as an (implicit) procedure call...
- · Procedure handles problem, returns to interrupted program.
- TRANSPARENT to interrupted program!
- Important added capability: handlers for certain errors (illegal opcodes) can extend instruction set using software (Lab 7!).

6.004 - Spring 2009 3/31/09 L14 - Building a Beta 18


# Implementation...

#### How exceptions work:


- Don't execute current instruction
- · Instead fake a "forced" procedure call
  - save current PC (actually current PC + 4)
  - · load PC with exception vector
    - · Ox4 for synch. exception, Ox8 for asynch. exceptions

#### Question: where to save current PC + 4?

- Our approach: reserve a register (R30, aka XP)
- Prohibit user programs from using XP. Why?



6.004 – Spring 2009 3/31/09 L14 – Building a Beta 20



# Control Logic


				_	_					
	OP	OPC	9	ST	JMP	BEQ	BNE	LDR	Illop	IRQ
ALUFN	F(op)	F(op)	"+"	"+"	-			"A"	-	
WERF	1	1	1	0	1	1	1	1	1	1
BSEL	0	1	1	1	-				i	
WDSEL	1	1	2		0	0	0	2	0	0
WR	0	0	0	1	0	0	0	0	0	0
RA2SEL	0		-	1	-			-	ł	
PCSEL	0	0	0	0	2	Z?1:0	Z?0:1	0	თ	4
ASEL	0	0	0	0	ŀ			1	1	
WASEL	0	0	0	-	0	0	0	0	1	1

#### Implementation choices:


- · ROM indexed by opcode, external branch & trap logic
- · PLA
- "random" logic (eg, standard cell gates)

6.004 - Spring 2009 3/31/09 L14 - Building a Beta 22

## Beta: Our "Final Answer"



# Next Time: Tackling the Memory Bottleneck



L14 - Building a Beta 24

6.004 - Spring 2009 3/31/09