MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009


For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.


Pipelining the Beta

bet·ta ('be-t&) n. Any of various species of small, brightly colored, long-finned freshwater fishes of the genus Betta, found in southeast Asia.

be·ta ('bA-t&, 'bE-) n. 1. The second letter of the Greek alphabet. 2. The exemplary computer system used in 6.004.

I don't think they mean the fish...





CPU Performance

We've got a working Beta... can we make it fast?

MIPS =

MIPS = Millions of Instructions/Second

Freq = Clock Frequency, MHz

CPI = Clocks per Instruction

To Increase MIPS:

- 1. DECREASE CPI.
- RISC simplicity reduces CPI to 1.0.
- CPI below 1.0? Tough... you'll see multiple instruction issue machines in 6.823.
- 2. INCREASE Freq.
- Freq limited by delay along longest combinational path; hence
- PIPELINING is the key to improved performance through fast clocks.

Why isn't this a 20-minute lecture?

We've learned how to pipeline combinational circuits.

What's the big deal?

Explicit state in register file, memory;

1. The Beta isn't combinational...

Hidden state in PC.

6.004 - Spring 2009 4/30/09 L22 - Pipelining the Beta 2

LDR(X,R3) Beta Timing LD(R1,10,R0)

RA2SEL mux

BSEL mux

Wanted:

Complications:

some apparent paths aren't "possible"

maybe they'll

give me partial

credit..

- · operations have variable execution times (eq. ALU)
- t_{PD.MEM} is very big!)

L22 - Pipelining the Beta 3

longest paths

time axis is not to scale (eg,

Our goals:

Move slow components into separate pipeline stages, running clock faster

2. Consecutive operations - instruction executions - interact:

· Communication through registers, memory

Jumps, branches dynamically change instruction sequence

Maintain instruction semantics of unpipelined Beta as far as possible

6.004 - Spring 2009

6.004 - Spring 2009

"precedence

graph'

PCSEL mux

6.004 - Spring 2009

4/30/09

Control Logic


4/30/09

L22 - Pipelining the Beta 4

Ultimate Goal: 5-Stage Pipeline

GOAL: Maintain (nearly) 1.0 CPI, but increase clock speed to barely include slowest components (mems, regfile, ALU)

APPROACH: structure processor as 5-stage pipeline:



Instruction Fetch stage: Maintains PC, fetches one instruction per cycle and passes it to

Register File stage: Reads source operands from register file, passes them to

ALU stage: Performs indicated operation, passes result to

Memory stage: If it's a LD, use ALU result as an address, pass mem data (or ALU result if not LD) to

Write-Back stage: writes result back into register file.

6.004 - Spring 2009 4/30/09

99 L22 – Pipelining the Beta 5


A Simple 2-Stage Pipeline A Simple 2-Stage Pipeline IF EXE PCSEL A Memory A Memo

2-Stage Pipelined Beta Operation

Consider a sequence of instructions:

ADDC(r1, 1, r2)
SUBC(r1, 1, r3)
XOR(r1, r5, r1)
MUL(r2, r6, r0)

Executed on our 2-stage pipeline:



L22 - Pipelining the Beta 7

Pipeline Control Hazards

BUT consider instead:

LOOP: ADD(r1, r3, r3) CMPLEC(r3, 100, r0) BT(r0, LOOP) XOR(r3, -1, r3) MUL(r1, r2, r2)



This is the cycle where the branch decision is made... but we've already fetched the following instruction which should be executed only if branch is not taken!

6.004 - Spring 2009 4/30/09 L22 - Pipelining the Beta 8

6.004 - Spring 2009

4/30/09

Branch Delay Slots

PROBLEM: One (or more) following instructions have been prefetched by the time a branch is taken.

POSSIBLE SOLUTIONS:

- Make hardware "annul" instructions following branches which are taken, e.g., by disabling WERF and WR.
- 2. "Program around it". Either

NOP = 'no-operation', e.g. ADD(R31, R31, R31)


- a) Follow each BR with a NOP instruction; or
- b) Make compiler clever enough to move USEFUL instructions into the branch delay slots
 - i. Always execute instructions in delay slots
 - ii. Conditionally execute instructions in delay slots

6.004 – Spring 2009 4/30/09 L22 – Pipelining the Beta 9

Branch Alternative 1

Make the hardware annul instructions in the branch delay slots of a taken branch.


LOOP: ADD(r1, r3, r3) CMPLEC(r3, 100, r0) BT(r0, LOOP) XOR(r3, -1, r3) MUL(r1, r2, r2)



Pros: same program runs on both unpipelined and pipelined hardware
Cons: in SPEC benchmarks 14% of instructions are taken branches →
12% of total cycles are annulled

6.004 - Spring 2009 4/30/09 L22 - Pipelining the Beta 10

Branch Annulment Hardware



Branch Alternative 2a

Fill branch delay slots with NOP instructions (i.e., the software equivalent of alternative 1)

```
LOOP: ADD (r1, r3, r3)


CMPLEC (r3, 100, r0)

BT (r0, LOOP)

NOP()

XOR (r3, -1, r3)

MUL (r1, r2, r2)
```



Pros: same as alternative 1

Cons: NOPs make code longer; 12% of cycles spent executing NOPs


6.004 - Spring 2009 4/30/09 L22 - Pipelining the Beta 12

Branch Alternative 2b(i)

add this silly instruction to UNDO the effects of that last

We need to

Put USEFUL instructions in LOOP: ADD (r1, r3, r3) LOOPx: CMPLEC(r3,100,r0) the branch delay slots: BT(r0,LOOPx) remember they will be ADD (r1, r3, r3) executed whether the SUB (r3.r1.r3) XOR(r3,-1,r3)branch is taken or not MUL(r1,r2,r2)



Pros: only two "extra" instructions are executed (on last iteration) Cons: finding "useful" instructions that are always executed is difficult; clever rewrite may be required. Program executes differently on naïve unpipelined implementation.

4/30/09 6.004 - Spring 2009 L22 - Pipelining the Beta 13

Architectural Issue: **Branch Decision Timing**


BETA approach:

- SIMPLE branch condition logic ... Test for Reg[Ra] = 0!
- · ADVANTAGE: early decision, single delay slot

ALTERNATIVES:

- · Compare-and-branch... (eq, if Req[Ra] > Req[Rb])
- MORE powerful, but
- · LATER decision (hence more delay slots)

Wow! I quess those guys really were thinking when they made up all those instructions



Suppose decision were made in the ALU stage ... then there would be 2 branch delay slots (and instructions to annul!)

4/30/09 6.004 - Spring 2009 L22 - Pipelining the Beta 15

Branch Alternative 2b(ii)

Put USEFUL instructions in the branch delay slots: annul them if branch doesn't behave as predicted

LOOP: ADD(r1, r3, r3) LOOPx: CMPLEC(r3, 100, r0) BT.taken(r0, LOOPx) ADD(r1, r3, r3) XOR(r3, -1, r3)MUL(r1, r2, r2)



Pros: only one instruction is annulled (on last iteration); about 70% of branch delay slots can be filled with useful instructions

Cons: Program executes differently on naïve unpipelined implementation; not really useful with more than one delay slot.

4/30/09 6.004 - Spring 2009 L22 - Pipelining the Beta 14

4-Stage Beta Pipeline Instruction ----Treat register file as two separate devices:

4/30/09

combinational READ. clocked WRITE at end of

What other information do we have to pass down pipeline?


PC (return addresses)

instruction fields

(decoding)

What sort of improvement should expect in cycle time?

Pipelining the Beta 16




6.004 - Spring 2009

4-Stage Beta Operation

Consider a sequence of instructions:

ADDC(r1, 1, r2) SUBC(r1, 1, r3) XOR(r1, r5, r1) MUL(r2, r6, r0)

Executed on our 4-stage pipeline:



6.004 - Spring 2009 4/30/09 L22 - Pipelining the Beta 17

Data Hazard Solution 1

"Program around it"

- ... document weirdo semantics, declare it a software problem.
 - Breaks sequential semantics!
 - Costs code efficiency.

EXAMPLE: Rewrite

ADD(r1, r2, r3) ADD(r1, r2, r3) CMPLEC(r3, 100, r0) MULC(r1, 100, r4) MULC(r1, 100, r4) SUB(r1, r2, r5) SUB(r1, r2, r5) CMPLEC (r3, 100, r0)


How often can we do this?

Programmer's fallback: Insert NOPs (sigh!)

Pipeline "Data Hazard"

BUT consider instead:

ADD (r1, r2, r3) CMPLEC (r3, 100, r0) MULC(r1, 100, r4) SUB(r1, r2, r5)



Oops! CMP is trying to read Reg[R3] during cycle i+2 but ADD doesn't write its result into Rea[R3] until the end of cycle i+3!

6.004 - Spring 2009 4/30/09 L22 - Pipelining the Beta 18

Data Hazard Solution 2

Stall the pipeline:

Freeze IF, RF stages for 2 cycles, inserting NOPs into ALU-stage instruction register

_	, i	i+1	i+2	i+3	i+4	i+5	i+6
IF	ADD	СМР	MUL	MUL	MUL	SUB	
RF		ADD	СМР	СМР	СМР	MUL	SUB
ALU			ADD	NOP	NOP	CMP	MUL
WB				ADD	NOP	NOP	СМР
_							

L22 - Pipelining the Beta 20


Drawback: NOPs mean "wasted" cycles

6.004 - Spring 2009

Data Hazard Solution 3

Bypass (aka forwarding) Paths:


Add extra data paths & control logic to re-route data in problem cases.



ldea: the result from the ADD which will be written into the register file at the end of cycle I+3 is actually available at output of ALU during cycle I+2 – just in time for it to be used by CMP in the RF stage!

6.004 - Spring 2009 L22 - Pipelining the Beta 21

Bypass Paths (I)




SELECT this BYPASS path if $OpCode^{RF} = reads$ Ra and $OpCode^{ALU} = OP$, OPC and $Ra^{RF} = Rc^{ALU}$

i.e., instructions which use ALU to compute result

and RaRF!= R31

6.004 - Spring 2009 4/30/09 L22 - Pipelining the Beta 22

Bypass Paths (II)



SELECT this BYPASS path if

OpCode^{RF} = reads Ra

and Ra^{RF}!= R31

and not using ALU bypass

and WERF = 1

and Ra^{RF} = WA

But why can't we get It from the register file? It's being written this cycle!

6.004 - Spring 2009 4/30/09 L22 - Pipelining the Beta 23

Next Time



6.004 - Spring 2009 L22 - Pipelining the Beta 24