
MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009


For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

Cache Issues



6.004 - Spring 2009 4/7/09 modified 4/6/09 14:12 L16 - Cache Issues 1

Basic Cache Algorithm



ON REFERENCE TO Mem[X]:
Look for X among cache tags...

HIT: X = TAG(i), for some cache line i

READ: return DATA(i)

WRITE: change DATA(i); Start Write to Mem(X)

MISS: X not found in TAG of any cache line

· REPLACEMENT SELECTION:

Select some line k to hold Mem[X] (Allocation)

READ: Read Mem[X]

Set TAG(k)=X, DATA(K)=Mem[X]

WRITE: Start Write to Mem(X)

Set TAG(k)=X, DATA(K)= new Mem[X]

6.004 - Spring 2009 L16 - Cache Issues 2

Cache Design Issues

Associativity - a basic tradeoff between

- · Parallel Searching (expensive) vs
- · Constraints on which addresses can be stored where

Replacement Strategy:

- OK, we've missed. Gotta add this new address/value pair to the cache. What do we kick out?
 - Least Recently Used: discard the one we haven't used the longest.
 - Plausible alternatives, (e.g. random replacement.

Block Size:

· Amortizing cost of tag over multiple words of data

Write Strategy:

· When do we write cache contents to main memory?

Fully Associative

- expensive!
- flexible: any address can be cached in any line

6004-Spreg2009

Associativity

... or NONE!

Direct Mapped
- cheap (ordinary SRAM)
- contention: addresses compete for cache lines

6.004 - Spring 2009 4/7/09 L16 - Cache Issues 3

Direct-Mapped Cache Contention

Memory Address	Cache Line	Hit/ Miss	
1024	0	HIT	
37	37	HIT	
1025	1	HIT	
38	38	HIT	
1026	2	HIT	
39	39	HIT	
1024	0	HIT	
1024	0	MISS	
2048	0	MISS	
1025	1	MISS	

Loop A:

Pgm at

1024. data

at 37

-000 B:

Pgm at 1024

> data at 2048:

6.004 - Spring 2009

Works GREAT here...

Assume 1024-line directmapped cache, 1 word/line. Consider tight loop, at steady state: (assume WORD, not BYTE, addressina)

... but not here!

We need some associativity, But not full associativity...

L16 - Cache Issues 5

Address	Line	Miss
7 101011 000	20	
1024	0	HIT
37	37	HIT
1025	1	HIT
38	38	HIT
1026	2	HIT
39	39	HIT
1024	0	HIT
1024	0	MISS
2048	0	MISS
1025	1	MISS
2049	1	MISS
2049 1026	1 2	MISS MISS
	•	
1026	2	MISS

· Replacement strategy (e.g., LRU) used to pick which line to use when loading new word(s) into cache

Fully-associative N-line cache:

· N tag comparators, registers used

· Location A might be cached in any one

of the N cache lines; no restrictions!

for tag/data storage (\$\$\$)

·PROBLEM: Cost!

Direct-mapped N-line cache:

- 1 tag comparator, SRAM used for tag/data storage (\$)
- · Location A is cached in a specific line of the cache determined by its address; address "collisions" possible
- · Replacement strategy not needed: each word can only be cached in one specific cache line
- ·PROBLEM: Contention!


6.004 - Spring 2009 4/7/09 L16 - Cache Issues 6

Fully-assoc. vs. Direct-mapped

Cost vs Contention

two observations...

- 1. Probability of collision diminishes with cache size...
 - ... so lets build HUGE direct-mapped caches, using cheap SRAM!
- 2. Contention mostly occurs between independent "hot spots" --
- · Instruction fetches vs stack frame vs data structures, etc
- · Ability to simultaneously cache a few (2? 4? 8?) hot spots eliminates most collisions
- ... so lets build caches that allow each location to be stored in some restricted set of cache lines, rather than in exactly one (direct mapped) or every line (fully associative).



Insight: an N-way set-associative cache affords modest parallelism

- parallel lookup (associativity): restricted to small set of N lines
- modest parallelism deals with most contention at modest cost
- · can implement using N direct-mapped caches, running in parallel

N-way Set-Associative Cache INCOMING ADDRESS N direct-mapped caches, each with 2t lines MEM DATA DATA TO CPU 4/7/09 6.004 - Spring 2009 L16 - Cache Issues 8

4/7/09 6.004 - Spring 2009 L16 - Cache Issues 7

Associativity

the birds-eye view

Sets "set" Set Size

Can place caches in 2D space:

- Total lines = # Sets * Set Size
- # Sets = 1: Fully Associative
- Set Size = 1: Direct Mapped
- Set Size = N: N-way Set Associative

6.004 - Spring 2009 4/7/09 L16 - Cache Issues 9


Associativity implies choices...


ISSUE: Replacement Strategy


Direct-mapped

N-way set associative

Fully associative







- compare addr with only one tag
- location A can be stored in exactly one cache line
- compare addr with N tags simultaneously
- location A can be stored in exactly one set, but in any of the N cache lines belonging to that set
- compare addr with each tag simultaneously
- location A can be stored in any cache line

6.004 - Spring 2009 4/7/09 L16 - Cache Issues 10

Replacement Strategy

(0,1,2,3) Hit 2 -> (2,0,1,3) (2,0,1,3) Hit 1 -> (1,2,0,3) (1,2,0,3) Miss -> (3,1,2,0) (3,1,2,0) Hit 3 -> (3,1,2,0)

LRU (Least-recently used)

- \cdot keeps most-recently used locations in cache
- need to keep ordered list of N items \rightarrow N! orderings \rightarrow $O(\log_2 N!) = O(N \log_2 N)$ "LRU bits" + complex logic

Overhead is O(N log₂N) bits/set

FIFO/LRR (first-in, first-out/least-recently replaced)

- · cheap alternative: replace oldest item (dated by access time)
- within each set: keep one counter that points to victim line

Random (select replacement line using random, uniform distribution)

- · no "pathological" reference streams causing wost-case results
- · use pseudo-random generator to get reproducible behavior;
- · use real randomness to prevent reverse engineering!

Overhead is O(log₂N) bits/cache!

Overhead is

O(log₂N)

bits/set

Cache Benchmarking

Suppose this loop is entered with R3=4000:

<u>ADR:</u>	Instruction	D	
400:	LD(R3,0,R0)	400	4000+
404:	ADDC (R3, 4, R3)	404	
408:	BNE (RO. 400)	408	

GOAL: Given some cache design, simulate (by hand or machine) execution well enough to determine hit ratio.

1. Observe that the sequence of memory locations referenced is

400, 4000, 404, 408, 400, 4004, ...

We can use this simpler <u>reference string</u>, rather than the program, to simulate cache behavior.

2. We can make our life easier in many cases by converting to word addresses: 100, 1000, 101, 102, 100, 1001, ...


(Word Addr = (Byte Addr)/4)

L16 - Cache Issues 11 6.004 - Spring 2009

6.004 - Spring 2009 4/7/09 L16 - Cache less

L16 - Cache Issues 12

Cache Simulation



4-lin	e Direct-m	ıapped	
Addr	Line#	Miss?	
100	0	M	
1000	0	M	← Collision
101	1	M	
102	2	M	
100	0	M •	Collision
1001	1	M	miss
101	1	M	
102	2		
100	0		
1002	2	M	
101	1		
102	2	M	
100	0		
1003	3	M	
101	1		
102	2		7/16 miss

L16 - Cache Issues 15

6.004 - Spring 2009 L16 - Cache Issues 13

Associativity: Full vs 2-way

8-line Fully-associative, LRU					
	Addr	Line#	Miss?		
	100	0	M		
	1000	1	M		
	101	2	M		
	102	3	M		
	100	0			
	1001	4	M		
	101	2			
	102	3			
	100	0			
	1002	5	M		
	101	2			
	102	3			
	100	0			
	1003	6	M		
	101	2			
1/4 miss	102	3			


2-way, 8-line total, LRU				
Addr	Set#/N	Miss?		
100	0,0	M		
1000	0,1	M		
101	1,0	M		
102	2,0	M		
100	0,0			
1001	1,1	M		
101	1,0			
102	2,0			
100	0,0			
1002	2,1	M		
101	1,0			
102	2,0			
100	0,0			
1003	3,1	M		
101	1,0			
102	2,0		1/4 miss	

L16 - Cache Issues 14

6.004 - Spring 2009

4/7/09

Associativity vs. miss rate



·8-way is (almost) as effective as fully-associative

6.004 - Spring 2009

• rule of thumb: N-line direct-mapped == N/2-line 2-way set assoc. 4/7/09

Devil's Advocacy Games

Your company uses the cheaper FIFO cache, the competition uses LRU. Can you devise a benchmark to make your cache look better?	Set 0 tags: Adr	2-wa #0 1 000 Set,#	1y, LRU #1 2000 H/M	2-way #0 2000 Set,#	y, FIFO #1 1000 H/M
petter?	100	0,0	М	0,0	М
	1000	0, 1	М	0, 1	М
Assume 0x100 sets, 2-way	100	0,0	Н	0,0	Н
	2000	0, 1	М	0,0	М
	1000	0,0	М	0,0	Н
\	BINGO!				

A carefully-designed benchmark can make either look better...
Pessimal case: next adr referenced is the one just replaced!
Random replacement makes this game harder...


6.004 - Spring 2009 4/7/09 L16 - Cache Issues 16

Increasing Block Size

More Data/Tag

Overhead < ¼ bit of Tag per bit of data

Enlarge each line in cache:



- · blocks of 2^B words, on 2^B word boundaries
- · always read/write 2^B word block from/to memory
- · locality: access on word in block, others likely
- · cost: some fetches of unaccessed words

BIG WIN if there is a wide path to memory

6.004 - Spring 2009 L16 - Cache Issues 17

Problem:

- $\bullet\,$ Ignoring cache lines that don't contain anything of value... e.g., on
 - start-up
 - "Back door" changes to memory (eg loading program from disk)

Solution:

- Extend each TAG with VALID bit.
- · Valid bit must be set for cache line to HIT.
- · At power-up / reset : clear all valid bits
- · Set valid bit when cache line is first replaced.
- Cache Control Feature: Flush cache by clearing all valid bits, Under program/external control.

4-word block, DM Cache 24-bit Taa! 16 cache lines → 4 bit index Use ordinary [7:4] (fast) static RAM for tag and data storage 0x12 M[0x1240] M[0x1244] M[0x1248] M[0x124C] 0x12 M[0x1230] M[0x1234] M[0x1238] M[0x123C] ADDR [3:2] DATA [31:8] Only one comparator for entire cache! 6.004 - Spring 2009 4/7/09 L16 - Cache Issues 18

Handling of WRITES

Observation: Most (90+%) of memory accesses are READs. How should we handle writes? Issues:

Write-through: CPU writes are cached, but also written to main memory (stalling the CPU until write is completed). Memory always holds "the truth".

Write-behind: CPU writes are cached; writes to main memory may be buffered, perhaps pipelined. CPU keeps executing while writes are completed (in order) in the background.

Write-back: CPU writes are cached, but not immediately written to main memory. Memory contents can be "stale".

Our cache thus far uses write-through.

Can we improve write performance?

6.004 - Spring 2009 4/7/09 L16 - Cache Issues 20

Write-through

ON REFERENCE TO Mem[X]: Look for X among tags...

HIT: X == TAG(i), for some cache line i

·READ: return DATA[I]

•WRITE: change DATA[I]; Start Write to Mem[X]

MISS: X not found in TAG of any cache line

•REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

·READ: Read Mem[X]


 \triangleright Set TAG[k] = X, DATA[k] = Mem[X]

·WRITE: Start Write to Mem[X]

Set TAG[k] = X, DATA[k] = new Mem[X]

6.004 - Spring 2009 L16 - Cache lesues 21

Write-back w/ "Dirty" bits



ON REFERENCE TO Mem[X]: Look for X among tags...

HIT: X = TAG(i), for some cache line I
•READ: return DATA(i)

·WRITE: change DATA(i); Start Write to Mem[X] D[i]=1

MISS: X not found in TAG of any cache line

·REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

•If D[k] == 1 (Write Back) Write Data(k) to Mem[Tag[k]]

•READ: Read Mem[X]; Set TÁG[k] = X, DATÁ[k] = Mem[X], $\vec{D}[k]=0$

·WRITE: Start Write to Mem[X] D[k]=1

 \triangleright Set TAG[k] = X, DATA[k] = new Mem[X]

Write-back

ON REFERENCE TO Mem[X]: Look for X among tags...

HIT: X = TAG(i), for some cache line I

•READ: return DATA(i)

·WRITE: change DATA(i); Start Write to Mem[X]

MISS: X not found in TAG of any cache line

·REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

Write Back: Write Data(k) to Mem[Tag[k]]

•READ: Read Mem[X]

 \triangleright Set TAG[k] = X, DATA[k] = Mem[X]

·WRITE: Start Write to Mom[X]

 \triangleright Set TAG[k] = X, DATA[k] = new Mem[X]

Is write-back worth the trouble? Depends on (1) cost of write; (2) consistency issues.

6.004 - Spring 2009 L16 - Cache Issues 22

Caches: Summary

Associativity:

- · Less important as size increases
- 2-way or 4-way usually plenty for typical program clustering; BUT additional associativity
 - · Smooths performance curve
 - · Reduces number of select bits (we'll see shortly how this helps)
- · TREND: Invest in RAM, not comparators.

Replacement Strategy:

- BIG caches: any sane approach works well
- · REAL randomness assuages paranoia!

Performance analysis:

- · Tedious hand synthesis may build intuition from simple examples, BUT
- Computer simulation of cache behavior on REAL programs (or using REAL trace data) is the basis for most real-world cache design decisions.

6.004 - Spring 2009 4/7/09 L16 - Cache Issues 24 6.004 - Spring 2009 4/7/09 L16 - Cache Issues 24