MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009


For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

The Memory Hierarchy

Lab #5 due tonight

6.004 - Spring 2009 L15 - Memory Hierarchy 1

SRAM Memory Cell



There are two bit-lines per column: one supplies the bit, the other it's complement.

On a Read Cycle:


A single word line is activated (driven to "1"), and the access transistors enable the selected cells, and their complements, onto the bit lines.

Writes are similar to reads, except the bit-lines are driven with the desired value of the cell.

The writing has to "overpower" the original contents of the memory cell.

6.004 - Spring 2009 4/2/09 L15 - Memory Hierarchy 3

What we want in a memory



| | Capacity | Latency | Cost |
|------------|---------------|---------------|----------|
| Register | 100's of bits | 20 ps | \$\$\$\$ |
| SRAM | 100's Kbytes | 1 ns | \$\$\$ |
| DRAM | 100's Mbytes | 40 ns | \$ |
| Hard disk* | 100's Gbytes | 1 <i>0</i> ms | ¢ |
| Want | 1's Gbytes | 1 ns | cheap |

4/2/09


* non-volatile

6.004 - Spring 2009

L15 - Memory Hierarchy 2

Multiport SRAMs

(a.k.a. Register Files)




One can increase the number of SRAM ports by adding access transistors. By carefully sizing the inverter pair, so that one is strong and the other weak, we can assure that our WRITE bus will only fight with the weaker one, and the READs are driven by the stronger one - thus minimizing both access and write times.

6.004 - Spring 2009 L15 - Memory Hierarchy 4

1-T Dynamic Ram

Six transistors/cell may not sound like much, but they can add up quickly. What is the fewest number of transistors

that can be used to store a bit?




C in storage capacitor determined by:

better dielectric more area
$$C = {^4\varepsilon} A^4$$
thinner film

6.004 - Spring 2009 4/2/09 L15 - Memory Hierarchy 5

Hard Disk Drives




Typical high-end drive:

- · Average latency = 4 ms
- · Average seek time = 9 ms
- ·Transfer rate = 20M bytes/sec
- Capacity = 100-500G byte
- Cost = \sim \$ 1/Gbyte

6.004 - Spring 2009

4/2/09 L15 - Memory Hierarchy 7

Tricks for increasing throughput




Quantity vs Quality...

Your memory system can be

- BIG and SLOW... or
- SMALL and FAST.

We've explored a range of



Best of Both Worlds

What we WANT: A BIG, FAST memory!

We'd like to have a memory system that

- PERFORMS like 1 GBytes of SRAM; but
- COSTS like 1 GBytes of slow memory.

SURPRISE: We can (nearly) get our wish!

KEY: Use a hierarchy of memory technologies:



6.004 - Spring 2009

L15 - Memory Hierarchy 9

Key IDEA


- · Keep the most often-used data in a small, fast SRAM (often local to CPU chip)
- · Refer to Main Memory only rarely, for remaining data.
- The reason this strategy works: LOCALITY

Locality of Reference:

Reference to location X at time t implies that reference to location $X+\Delta X$ at time $t+\Delta t$ becomes more probable as ΔX and Δ t approach zero.

6.004 - Spring 2009 4/2/09 L15 - Memory Hierarchy 10

Memory Reference Patterns




Exploiting the Memory Hierarchy

Approach 1 (Cray, others): Expose Hierarchy


· Registers, Main Memory, Disk each available as storage alternatives;

• Tell programmers: "Use them cleverly"



Approach 2: Hide Hierarchy


- Programming model: SINGLE kind of memory, single address space.
- Machine AUTOMATICALLY assigns locations to fast or slow memory, depending on usage patterns.



6.004 - Spring 2009 L15 - Memory Hierarchy 12

The Cache Idea:

Program-Transparent Memory Hierarchy



Cache contains TEMPORARY COPIES of selected main memory locations... eg. Mem[100] = 37

GOALS:

- 1) Improve the average access time
 - α HIT RATIO: Fraction of refs found in CACHE.
 (1-α) MISS RATIO: Remaining references.

$$t_{ave} = \alpha t_c + (1-\alpha)(t_c + t_m) = t_c + (1-\alpha)t_m$$

2) Transparency (compatibility, programming ease)

Challenge: make the hit ratio as high as possible.

6.004 - Spring 2009 4/2/09 L15 - Memory Hierarchy 13


How High of a Hit Ratio?

Suppose we can easily build an on-chip static memory with a 4 nS access time, but the fastest dynamic memories that we can buy for main memory have an average access time of 40 nS. How high of a hit rate do we need to sustain an average access time of 5 nS?

$$\alpha = 1 - \frac{t_{ave} - t_c}{t_m} = 1 - \frac{5 - 4}{40} = 97.5\%$$

6.004 - Spring 2009 L15 - Memory Hierarchy 14

The Cache Principle



5-Minute Access Time:



5-Second Access Time:



Figure by MIT OpenCourseWare.

ALGORITHM: Look nearby for the requested information first, if it's not there, check secondary storage

Basic Cache Algorithm

ON REFERENCE TO Mem[X]: Look for X among cache tags...

CPU

Tag Data

A Mem[A]

B Mem[B]

(1!α)

MAIN

MEMORY

HIT: X = TAG(i), for some cache line i

READ: return DATA(i)

• WRITE: change DATA(i); Start Write to Mem(X)

MISS: X not found in TAG of any cache line

- REPLACEMENT SELECTION:
 - Select some line k to hold Mem[X] (Allocation)

READ: Read Mem[X]

Set TAG(k)=X, DATA(K)=Mem[X]


WRITE: Start Write to Mem(X)

Set TAG(k)=X, DATA(K)= new Mem[X]

QUESTION: How do we "search" the cache?


6.004 - Spring 2009 4/2/09 L15 - Memory Hierarchy 16

Associativity: Parallel Lookup



6.004 – Spring 2009 4/2/09 L15 – Memory Hierarchy 17


Fully-Associative Cache



6.004 - Spring 2009 4/2/09 L15 - Memory Hierarchy 18

Direct-Mapped Cache

(non-associative)



NO Parallelism:

Look in JUST ONE place, determined by parameters of incoming request (address bits)

... can use ordinary RAM as table




Maps incoming BIG address to small CACHE address... tells us which single cache location to use

Direct Mapped: just use a subset of incoming address bits!

Collision when several addresses map to same cache line.


L15 - Memory Hierarchy 19

The Problem with Collisions




6.004 - Spring 2009 4/2/09 L15 - Memory Hierarchy 20





Direct Mapped Cache Low-cost extreme: Single comparator Use ordinary (fast) static RAM for cache tags & data: Kx(T+D)-bit static RAM Incoming Address Data DISADVANTAGE **COLLISIONS** K-bit Cache Index T Upper-address bits D-bit data word QUESTION: Why not use HIGH-order HIT Data Out bits as Cache Index?



Direct-Mapped Cache Contention

4/2/09

L15 - Memory Hierarchy 22

6.004 - Spring 2009

| | Memory Address | Cache Line | Hit/ Miss | Works GREAT |
|------------------------------------|--|------------------------------------|--|---|
| Loop A: Pgm at 1024, data at 37: | 1024 37 1025 38 1026 39 1024 | 0 37 1 38 2 39 0 | HIT HIT HIT HIT HIT HIT | here Assume 1024-line direct- mapped cache, 1 word/line. Consider tight loop, at steady state: (assume WORD, not BYTE, |
| Loop B: Pgm at 1024, data at 2048: | 1024 2048 1025 2049 1026 2050 1024 | 0 0 1 1 2 2 | MISS MISS MISS MISS MISS MISS | addressing) but not here! We need some associativity, But not full associativity |
| 6.004 - Spring 2009 | | | 12109 | Next lecture! L15 - Memory Hierarchy 24 |