
MIT OpenCourseWare http://ocw.mit.edu


6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

CMOS Technology



Combinational Device Wish List



- ✓ Design our system to tolerate some amount of error
 - ⇒ Add positive noise margins
 - \Rightarrow VTC: gain>1 & nonlinearity
- \checkmark Lots of gain ⇒ big noise margin
- √ Cheap, small
- ✓ Changing voltages will require us to dissipate power, but if no voltages are changing, we'd like zero power dissipation
- ✓ Want to build devices with useful functionality (what sort of operations do we want to perform?)

6.004 - Spring 2009 2/10/09 L03 - CM05 Technology 2

MOSFETS: Gain & non-linearity


2/10/09

modified 2/9/09 15:07

LO3 - CMOS Technology 1

FRI: QUIZ 1!!!


6.004 - Spring 2009



MOSFETs (metal-oxide-semiconductor field-effect transistors) are four-terminal voltage-controlled switches. Current flows between the diffusion terminals if the voltage on the gate terminal is large enough to create a conducting "channel", otherwise the mosfet is off and the diffusion terminals are not connected.

FETs as switches

The four terminals of a Field Effect Transistor (gate, source, drain and bulk) connect to conductors that generate a complicated set of electric fields in the channel region which depend on the relative voltages of each terminal.




6.004 - Spring 2009 2/10/09 L03 - CMOS Technology 3

FETs come in two flavors


NFET: n-type source/drain diffusions in a p-type substrate. Positive threshold voltage; inversion forms n-type channel





PFET: p-type source/drain diffusions in a n-type substrate. Negative threshold voltage; inversion forms p-type channel.






The use of both NFETs and PFETs – complimentary transistor types – is a key to CMOS (complementary MOS) logic families.

6.004 - Spring 2009 2/10/09 L03 - CM05 Technology 5

CMOS Inverter VTC




When VIN is in the middle, both the pfet and nfet are "on" and the shape of the VTC depends on the details of the devices' characteristics. CMOS gates have very high gain in this region (small changes in V_{IN} produce large changes in V_{OUT}) and the VTC is almost a step function.

6.004 - Spring 2009 2/10/09 L03 - CM05 Technology 7

CMOS Recipe

If we follow two rules when constructing CMOS circuits then we can model the behavior of the mosfets as simple switches:

Rule #1: only use NFETs in pulldown circuits (paths from output node to GND)
Rule #2: only use PFETs in pullup circuits (paths from output node to V_{DD})



Beyond Inverters: Complementary pullups and pulldowns


Now you know what the "C" in CMOS stands for!


We want *complementary* pullup and pulldown logic, i.e., the pulldown should be "on" when the pullup is "off" and vice versa.

pullup	pulldown	$F(A_1,,An)$
<i>o</i> n	off	driven "1"
off	<i>o</i> n	driven "O"
<i>o</i> n	on	driven "X"
off	off	no connection
		†


Since there's plenty of capacitance on the output node, when the output becomes disconnected it "remembers" its previous voltage -- at least for a while. The "memory" is the load capacitor's charge. Leakage currents will cause eventual decay of the charge (that's why DRAMs need to be refreshed!).


6.004 - Spring 2009 2/10/09 L03 - CMOS Technology 8





Here's another...





What function does this gate compute?

ΑВ	С	_
0 0 0 1 1 0 1 1	1 0 0	NOR

General CMOS gate recipe

Step 1. Figure out pulldown network that does what you want, e.g.,

$$F = A \bullet (B + C)$$

(What combination of inputs generates a low output)


Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets

Step 3. Combine pfet pullup network from Step 2 with nfet pulldown network from Step 1 to form fully-complementary CMOS gate.





So, whats the big deal?



6.004 - Spring 2009 2/10/09 L03 - CMOS Technology 11

6.004 - Spring 2009 2/10/09

LO3 - CMOS Technology 12


A Quick Review

- A combinational device is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values
 - a timing specification consisting (at minimum) of an upper bound tpD on the required time for the device to compute the specified output values from an arbitrary set of stable, valid input values



Static


discipline




6.004 - Spring 2009 2/10/09 LO3 - CM05 Technology 13

Due to unavoidable delays...

Propagation delay (t_{PD}) : An UPPER BOUND on the delay from valid inputs to valid outputs.



Big Issue 1: Wires



Today (i.e., 100nm):

 $\tau_{RC} \approx 50 \text{ps/mm}$


Implies > 1 ns to traverse a 20mm × 20mm chip This is a long time in a 2GHz processor

6.004 - Spring 2009 2/10/09 L03 - CM05 Technology 14

Contamination Delay

an optional, additional timing spec

INVALID inputs take time to propagate, too...



Do we really need t_{CD} ?

Usually not... it'll be important when we design circuits with registers (coming soon!)

If t_{CD} is not specified, safe to assume it's 0.

CONTAMINATION DELAY, \mathbf{t}_{CD}


A LOWER BOUND on the delay from any invalid input to an invalid output

6.004 – 5pring 2009 2/10/09 LO3 - CM05 Technology 16

The Combinational Contract

$$\begin{array}{ccc}
A & \nearrow \nearrow & B & A & B \\
\hline
0 & 1 & 1 & 0
\end{array}$$

 ${\sf t_{PD}}$ propagation delay ${\sf t_{CD}}$ contamination delay




- 1. No Promises during XXXXX
- 2. Default (conservative) spec: $t_{CD} = 0$


6.004 - Spring 2009 2/10/09 LO3 - CM05 Technology 17

Oh yeah... one last issue

NOR:



A B Z
O O 1
O 1 O
1 O
1 O
1 O



LO3 - CMOS Technology 19

Recall the rules for combinational devices:

Output guaranteed to be valid when <u>all</u> inputs have been valid for at least t_{PD} , and, outputs may become invalid no earlier than t_{CD} after an input changes!

Many gate implementations--e.g., CMOS—adhere to even tighter restrictions.


Acyclic Combinational Circuits

If NAND gates have a t_{PD} = 4nS and t_{CD} = 1nS

$$t_{PD} = \underline{12}_{nS}$$

 \mathbf{t}_{CD} is the *minimum* cumulative contamination delay over all paths from inputs to outputs

$$t_{CD} = 2$$
 nS



from inputs to outputs


2/10/09


LO3-CMOS Technology 18

What happens in this case?

CMOS NOR:

6.004 - Spring 2009





Input A alone is sufficient to determine the output

LENIENT Combinational Device:

Output guaranteed to be valid when \underline{any} combination of inputs sufficient to determine output value has been valid for at least t_{PD} . Tolerates transitions -- and invalid levels -- on irrelevant inputs!


2/10/09



6.004 - Spring 2009

LO3 - CMOS Technology 20

Big Issue 2: Power



Energy dissipated = CV_{DD}^2 per cycle Power consumed = $fn CV_{DD}^2$ per chip

where f = frequency of charge/discharge n = number of gates /chip

6.004 - Spring 2009 2/10/09 LO3 - CM05 Technology 21

MUST computation consume energy?

(a tiny digression...)

AB

00

0 1

10

1 1

С

0

NAND GATE:

2 bits → 1 bit

(information

Loss!)

How energy-efficient can we make a gate? It seems that switching the input to a NAND gate will always dissipate some energy...

→http://www.research.ibm.com/journal/rd/441/landauerii.pdf

Landauer's Principle (1961): discarding information is what costs energy!

→ http://www.research.ibm.com/journal/rd/176/ibmrd1706G.pdf

Bennett (1973): Use reversible logic gates, not NAND, and there's no lower bound to energy use!

The fundamental physical limits of computation, Bennett & Landauer, Scientific American. Vol. 253, pp. 48-56. July 1985

	A O O O 1 1	0 1 0	P 0 0 1 1	Q 0 1 1 0	FEYNMAN GATE: 2 bits → 2 bits (information Preserving!)	Bennett, Fredkin, Feynman, others systems constructed from in preserving elements. Theory: NO lower bound on energy Practice: Research frontier (qub	fo- y use!
6.004 - Spring 2009 2/10/09				2/10/09	LO3 - CMOS Technology 23		

Unfortunately...

Modern chips (UltraSparc III, Power4, Itanium 2) dissipate from 80W to 150W with a $Vdd \approx 1.2V$ (Power supply current is ≈ 100 Amps)

Cooling challenge is like making the filament of a 100W incandescent lamp cool to the touch!

Worse yet...

- Little room left to reduce Vdd
- nC and f continue to grow

Hey: could we Somehow recycle the charge?

6.004 - Spring 2009 2/10/09 LO3 - CMO6 Technology 22

Summary

CMOS

- Only use NFETs in pulldowns, PFETs in pullups → mosfets behave as voltage-controlled switches
- Series/parallel Pullup and pulldown switch circuits are complementary
- CMOS gates are naturally inverting (rising input transition can only cause falling output transition, and vice versa).
- "Perfect" VTC (high gain, $V_{OH} = V_{DD}$, $V_{OL} = GND$) means large noise margins and no static power dissipation.
- Timing specs
 - \cdot t_{PD}: upper bound on time from valid inputs to valid outputs
 - · t_{CD}: lower bound on time from invalid inputs to invalid outputs
 - If not specified, assume $t_{CD} = 0$
 - · Lenient gates: output unaffected by some input transitions
- · Next time: logic simplification, other canonical forms

6.004 – Spring 2009 2/10/09 L03 - CM05 Technology 24