
MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.


Pipeline Issues



6.004 - Spring 2009

Bypass Paths

5/5/09



Add special data paths, called BYPASSES, that route the results of the ALU and WB stages to the RF stage, thus substituting the register's old contents with a value that will be written to that register at some point in the future.

modified 5/4/09 10:06

L23 - Pipeline Issues 1

Detection of these cases has to be incorporated into the decoding logic of the RF stage, which basically looks at the instructions in the ALU and WB stage to see if their destination register matches a source register reference.

But there are some problems that BYPASSING CAN'T FIX!

6.004 - Spring 2009 5/5/09 L23 - Pipeline Issues 3

Recalling Data Hazards

PROBLEM: Subsequent instructions can reference the contents of a register well before the pipeline stage where the register is written.

ADD(r1, r2, r3) CMPLEC(r3, 100, r0) MULC(r3, 100, r4) SUB(r0, r4, r5)

	į i	i+1	i+2	i+3	l i+4	i+5	i+6
IF	ADD	СМР	MUL	SUB			
RF		ADD	CMP _♠	MUL	SUB		
ALU			ADD	СМР	MUL	SUB	
WB				ADD	СМР	MUL	SUB
_							

SOLUTION #1: Deal with it in SOFTWARE; expose the pipeline for

all to see.

SOLUTION #2: Add special hardware to maintain the sequential

execution semantics of the ISA.

6.004 - Spring 2009 5/5/09 L23 - Pipeline Issues 2


Load Hazards

Consider LOADS:
Can we fix all these problems
using bypass paths?

LD(r1, 0, r4) ADD(r4, r1, r5) XOR(r3, r4, r6)

	ı i	i+1	l i+2	i+3	i+4	i+5	i+6	ı
IF	LD	ADD	XOR					
RF		LD	ADD	XOR				
ALU			LD	ADD	XOR			
WB				LD	ADD	XOR		
_								Г

The hazard between the XOR and the LD can be addressed by our established bypass paths...




The XOR operand r4 can simply be bypassed from the output of the memory in the WB stage to the RF stage... by our normal bypass path.

L23 - Pipeline Issues 5

Structural Data Hazard


The XOR hazard is pretty easy, but... LD(r1, 0, r4) ADD(r1, r4, r5) XOR(r3, r4, r6)




How do we fix this one?

In a 4-stage pipeline, for a LD instruction fetched during clock i, the data from memory isn't returned from memory until late into cycle i+3. Bypassing can fix the XOR but not ADD!

6.004 - Spring 2009 5/5/09 L23 - Pipeline Issues 6



5/5/09



6.004 - Spring 2009

The r4 operand to the ADD instruction hasn't yet been fetched from memory.

It exists NOWHERE on our data paths we can't solve this problem by bypassing!

L23 - Pipeline Issues 7


If the compiler knows about a machine's load delay, it can often rearrange code sequences to eliminate such hazards. Many compilers provide machine-specific instruction scheduling.

Load Delay

Bypassing can't fix the problem with ADD since the data simply isn't available! We have to add some pipeline interlock hardware to stall ADD's execution.

LD(r1, 0, r4) ADD(r1, r4, r5) XOR(r3, r4, r6)

i+2 i+3 LD ADD XOR XOR RF LD ADD XOR ADD NOP LD ADD XOR ALU LD NOP ADD XOR WB



Memory Timing & Pipelining

But, but, what about FASTER processors?

FACT: Processors have become very fast relative to memories! And this gap continues to grow...

Do we just increase the clock period to accommodate this bottleneck component?


ALTERNATIVE: Longer pipelines.


- 1. Add "MEMORY WAIT" stages between START of read operation & return of data.
- 2. Build pipelined memories, so that multiple (say, N) memory transactions can be in progress at once.

These steps add load delay slots; hence

- 3. Stall pipeline on unbypassable load delays.
- A 4-Stage pipeline requires READ access in less than one clock.
- A 5-Stage pipeline would allow nearly two clocks...

6.004 - Spring 2009 5/5/09 L23 - Pipeline Issues 10






5-stage pipeline

We wanted a simple, clean pipeline but...


- added IR^{IF} mux to annul branch-slot instructions
- added A/B bypass muxes to aet data before it's written to reafile
- · added LE/muxes to freeze IF/RF stage so we can wait for LD to reach WB stage

L23 - Pipeline Issues 12

RF-stage Bypass Details



Bypass Implementation




To reduce the amount of bypass logic, the WDSEL mux has been split: choice between ALU and PC+4 is made in ALU stage, choice between ALU/PC and MEMDATA is made is WB stage.

6.004 – Spring 2009 5/5/09 L23 – Pipeline Issues 14

Bypass Logic


Beta Bypass logic (need two copies for A/B data):




* If instruction is a ST (doesn't write into regfile), set RC for ALU/MEM/WB to R31

6.004 - Spring 2009 5/5/09 L23 - Pipeline Issues 15

Linkage Register Write Timing





BR/JMP PC bypass

For BR/JMP, Rc value is taken from PC, not ALU.

So we have to add bypass paths for PC^{ALU} and PC^{MEM} .

PC^{WB} is already taken care of if we bypass WB stage from output of WDSEL mux.

L23 - Pipeline Issues 17

Unused Opcode Traps

IDEA: TRAP illegal instructions to a special routine in the Operating System, which can

- Interpret them in software; or
- Print humane error report.


IMPLEMENTATION: On Bad Opcode (discovered in RF Stage):

- Select IIIOp adr as next PC
- Annul instruction in IF stage
- Substitute BNE(r31,0,XP) for bad instruction - will (eventually) store PC+4 into XP ... need bypass paths to make XP usable immediately by code at IIIOp!

```
| User program:
...
BAD(...) | Illegal instr.
r:

| Operating System: UUO Handler
IllOp: ST(r0,...) | Save a reg,
LD(xp,-4,r0) | Fetch bad instr
...
LD(...,r0) | Restore regs,
JMP(xp) | Return to pgm.
```

6.004 – Spring 2009 5/5/09 L23 – Pipeline Issues 18



Illegal Opcode Traps

Bad opcode decoded in RF stage:

- PC ← address of IIIOp handler
- Annul instruction in IF
- Force BNE(R31,O,XP) in RF stage → will save PC+4 in XP when it reaches WB stage

L23 - Pipeline Issues 19

Taking Exception...

In general, we'd like to annul ALL instructions following one that causes a trap or fault:

FREEZE state at time of exception, for inspection by handler code.

ILLEGAL INSTRUCTIONS are recognizable in RF stage of pipe; are ALL faults $\&\, traps?$


CONSIDER:

ARITHMETIC EXCEPTIONS: divide by zero, etc.

 Caught by ALU subsystem, during processing of data in ALU stage

MEMORY FAULTS: Program reference to illegal memory location...

 Caught by MEMORY subsystem, during processing of address input in MEM stage



Asynchronous I/O Interrupts

This should be easy.

Take, for example,

| The interrupted code:

ADD (. . .) Interrupt
SUB (. . .) Taken
MUL (. . .)
XOR (. . .)

| The interrupt handler:

xh: OR(...)
...
JMP(xp)

. . .


Suppose key struck, interrupt requested (via IRQ) during the fetch of ADD. Then let's

- Select XAdr (handler) as next
 PC
- Leave ADD in pipeline; NO annulment!
- Code handler to return to SUB instruction.

Can this work??? Let's find out...

6.004 - Spring 2009 5/5/09 L23 - Pipeline Issues 22

Asynchronous Interrupt Timing



6.004 - Spring 2009

Making Interrupts Work

Alternative: When taking interrupt,

 ANNUL instruction in IF stage... BUT instead of changing it to a NOP, change it to BNE(r31,0,XP)
 This will cause PC+4 of annulled instruction to be written to XP!

 CODE HANDLER to return to Reg[XP]-4 (since the annulled instruction is never executed)

	i	i+1	i+2	i+3	i+4	i+5	i+6	
IF	ADD	OR						
RF		BNE	OR					
ALU			BNE	OR				
МЕМ				BNE	OR			
WB					BNE	OR		

Interrupt taken -

L23 - Pipeline Issues 23

"Smart" Interrupt Handler

6.004 - Spring 2009 5/5/09 L23 - Pipeline Issues 25

JMP (xp)

FIGE AND A Register of Back Memory Register of Register o

5-stage Pipeline: Final Version

- Can annul instruction at each stage
- Can force instruction to BNE(R31,0,XP) in each stage → will save PC+4 in XP when it reaches WB stage
- Can stall IF and RF stages while waiting for LD result to reach WB
- Can bypass results from ALU, MEM and WB back to RF

L23 - Pipeline Issues 26

Pipeline Review

Simple unpipelined Beta:

- · 1 cycle/instruction
- long cycle time: mem+regs+alu
 +mem

2-Stage pipeline:

- increased throughput (<2x)
- · introduced branch delay slots
 - Choice of executing or annulling inst. after branch

5-stage pipeline:

- increased throughput (3x???)
- · branch delay slots
- delayed register writeback (3 cycles)
 - Add bypass paths (10) to access correct value

memory data available only in WB stage

I return to annulled


| instruction (ADD)

- Introduce NOPs at IR^{ALU}, stall IF and RF stages until LD result ready
- handle RF/ALU/MEM stage exceptions
 - Save PC+4 in XP (fake a BR)
 - annul following insts. (those earlier in pipeline)
- implement interrupts
 - Throw away IF inst., save PC+4 in XP. fix return
- · extra HW due to pipelining
 - Registers to hold values between stages
 - Data bypass muxes in RF stage
 - Inst. muxes for "rewriting" code to annul or save PC

RISC = Simplicity???

"The P.T. Barnum World's Tallest Dwarf Competition"

World's Most Complex RISC?



6.004 - Spring 2009 5/5/09 L23 - Pipeline Issues 28