MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

Parallel Processing

6.004 Spring 2009

6.004 Spring 2009

5/7/09

modified 5/4/09 10:08

L24-Parallel Processing 1

L24-Parallel Processing 3

The Home Stretch

TODAY 5/7: Lab 8 (LAST!) due

Friday 5/8 section: LAST QUIZ (#5)!

Tu 5/12: Wrapup (LAST!) Lecture!

Wednesday 5/13:


NO SECTION MEETINGS!

- Optional DESIGN PROJECT due
- ALL (late) Assignments due
- Immense Satisfaction/Rejoicing/Relief/Celebration/Wild Partying.

6.004 Spring 2009 5/7/09 L24- Parallel Processing 2


Taking a step back

Static Code



5/7/09

We have been building machines to execute one thread (quickly)



Execution inread

Path Length x Clocks-per-Instruction

Time = Clocks-per-second

Clocks-per-second

Can we make CPI < 1?

...Implies we can complete more than one instruction each clock cycle!

Two Places to Find Parallelism


Instruction Level (ILP) - Fetch and issue groups of independent instructions within a thread of execution

Thread Level (TLP) - Simultaneously execute multiple execution streams

6.004 Spring 2009 5/7/09 L24-Parallel Processing 5

Superscalar Parallelism

- Popular now, but the limits are near (8-issue)
- Multiple instruction dispatch



5/7/09 6.004 Spring 2009 L24- Parallel Processing 7

Instruction-Level Parallelism

Sequential Code

CMPLT(r31, r1, r2)

loop:

LD(n, r1)

LD(r, r3)

LD(n,r1)

ST(r3, r)

LD(n,r4)

ST(r4, n)

BR(loop)

done:

BF(r2, done)

MUL(r1, r3, r3)

SUBC(r4, 1, r4)

"Safe" Parallel Code

loop: LD(n,r1) CMPLT(r31, r1, r2) BF(r2, done) LD(r, r3) LD(n,r1) LD(n,r4)MUL(r1, r3, r3) SUBC(r4, 1, r4) ST(r3, r) ST(r4, n) BR(loop) done: once?


What if I tried to do multiple iterations at

This is okay, but smarter coding does better in this example!

6.004 Spring 2009 5/7/09 L24- Parallel Processing 6

SIMD Processina

(Single Intruction Multiple Data)



This sort of construct is also becoming popular on modern uniprocessors Each datapath has its own local data (Register File)

All data paths execute the same instruction

Conditional branching is difficult... (What if only one CPU has R1 = 0?)

Conditional operations are common in SIMD machines if (flag 1) Rc = Ra < op > Rb


Global ANDing or ORing of flag registers are used for high-level control

Model: "hide" parallelism in primitives (eg, vector operations)

6.004 Spring 2009

L24- Parallel Processing 8


SIMD Coprocessing Units



SIMD data path added to a traditional CPU core Register-only operands Core CPU handles memory traffic Partitionable Datapaths for variable-sized "PACKED OPERANDS"

6.004 Spring 2009 5/7/09 L24- Parallel Processing 9


SIMD Coprocessing Units




Nice data size for: Graphics, Signal Processing, Multimedia Apps, etc.

SIMD data path added to a traditional CPU core Register-only operands Core CPU manages memory traffic Partitionable Datapaths for variable-sized "PACKED OPERANDS"

SIMD Coprocessing Units






SIMD data path added to a traditional CPU core Register-only operands Core CPU handles memory traffic Partitionable Datapaths for variable-sized "PACKED OPERANDS"

6.004 Spring 2009 5/7/09 L24- Parallel Processing 10

SIMD Coprocessing Units



MMX instructions:
PADDB - add bytes
PADDW - add 16-bit words
PADDD - add 32-bit words
(unsigned & w/saturation)
PSUB{B,W,D} - subtract
PMULTLW - multiply low
PMULTHW - multiply high
PMADDW - multiply & add
PACK UNPACK PAND POR -

SIMD data path added to a traditional CPU core Register-only operands Core CPU manages memory traffic Partitionable Datapaths for variable-sized "PACKED OPERANDS"


VLIW Variant of SIMD Parallelism

(Very Long Instruction Word)

A single-WIDE instruction controls multiple heterogeneous datapaths.

Exposes parallelism to compiler (S/W vs. H/W)

10P, RC, RA, RB, 10P, RC, RA, RB, FOP FD, FA, FB, FD, FA, FB, MemOP



6.004 Spring 2009 5/7/09 L24- Parallel Processing 13

Multiple Instruction Streams: MIMD Exploiting Thread Level Parallelism

All processors share a common main memory

Leverages existing CPU designs

Easy to map "Processes (threads)" to "Processors"

Share data and program

Communicate through


shared memory

Upgradeable

Problems:

Scalability

Synchronization




SMP – Symmetric Multi-Processor

6.004 Spring 2009

L24-Parallel Processing 14

Hmmm...does it even work?



Consider the following trivial processes running on P_1 and P_2 :

<u>Process A</u>	<u>Process B</u>		
x = 3;	y = 4;		
print(y);	print(x);		

6.004 Spring 2009 5/7/09 L24- Parallel Processing 15

What are the Possible Outcomes?

5/7/09

Plausible execution sequences:

SEQUENCE	A prints	<u>B prints</u>	Hey, we get the
x=3; print(y); $y=4$; print(x);	2	1	same answer every
x=3; y=4; print(y); print(x);	2	1	time Let's go build it!
x=3; y=4; print(x); print(y);	2	1	bulla ib.
y=4; x=3; print(x); print(y);	2	1	
y=4; x=3; print(y); print(x);	2	1	
y=4; print(x); $x=3$; print(y);	2	1	

Uniprocessor Outcome

But, what are the possible outcomes if we ran Process A and Process B on a single timed-shared processor?

<u>Process A</u> <u>Process B</u> x = 3; y = 4; print(y); print(x);

Plausible Uniprocessor execution sequences:

SEQUENCE	A prints	<u>B prints</u>
x=3; print(y); $y=4$; print(x);	2	3
x=3; y=4; print(y); print(x);	4	3
x=3; y=4; print(x); print(y);	4	3
y=4; x=3; print(x); print(y);	4	3
y=4; x=3; print(y); print(x);	4	3
y=4; print(x); $x=3$; print(y);	4	1

Notice that the outcome 2, 1 does not appear in this list!

6.004 Spring 2009 5/7/09 L24- Parallel Processing 17

Sequential Consistency

Semantic constraint:

Result of executing N parallel programs should correspond to *some* interleaved execution on a single processor.

Shared Memory int x=1, y=2;

Process A

Process B

x = 3;
print(y);

y = 4; print(x);

Weren't caches supposed to be invisible to programs?

Possible printed values: 2, 3; 4, 3; 4, 1.


(each corresponds to at least one interleaved execution)

IMPOSSIBLE printed values: 2, 1

(corresponds to NO valid interleaved execution).

L24- Parallel Processing 18


Cache Incoherence



Q: How does B know that A has changed the value of x?

"Snoopy" Caches

5/7/09



IDEA:

6.004 Spring 2009

- P_1 writes 3 into x; write-thru cache causes bus transaction.
- \bullet ${\rm P}_2,$ snooping, sees transaction on bus. INVALIDATES or UPDATES its cached x value.

6.004 Spring 2009 5/7/09 L24- Parallel Processing 20

Snoopy Cache Design

Two-bit STATE in cache line encodes one of M, E, S, I states ("MESI" cache):

INVALID: cache line unused.

SHARED ACCESS: read-only, valid, not dirty. Shared with other read-only copies elsewhere. Must invalidate other copies before writing.

EXCLUSIVE: exclusive copy, not dirty. On write becomes modified.

MODIFIED: exclusive access; read-write, valid, dirty. Must be written back to memory eventually; meanwhile, can be written or read by local processor.

Current state	Read Hit	Read Miss, Snoop Hit	Read Miss, Snoop Miss	Write Hit	Write Miss	Snoop for Read	Snoop for Write
Modified	Modified	Invalid (Wr-Back)	Invalid (Wr-Back)	Modified	Invalid (Wr-Back)	Shared (Push)	Invalid (Push)
Exclusive	Exclusive	Invalid	Invalid	Modified	Invalid	Shared	Invalid
Shared	Shared	Invalid	Invalid	Modified (Invalidate)	Invalid	Shared	Invalid
Invalid	Х	Shared (Fill)	Exclusive (Fill)	Х	Modified (Fill-Inv)	X	Х



6.004 Spring 2009 5/7/09 L24- Parallel Processing 21

Who needs Sequential Consistency, anyway?

ALTERNATIVE MEMORY SEMANTICS:

"WEAK" consistency

EASIER GOAL: Memory operations from each processor appear to be performed in order issued by that processor;


Memory operations from different processors may overlap in arbitrary ways (not necessarily consistent with any interleaving).

ALTERNATIVE APPROACH:

- Weak consistency, by default;
- MEMORY BARRIER instruction: stalls processor until all previous memory operations have completed.

6.004 Spring 2009 5/7/09 L24- Parallel Processing 22

MIMD Multicore Arrays



- Can Leverage existing CPU designs / development tools
- H/W focuses on communication 2-D Mesh / cache hierarchy/ ...)
- S/W focuses on partitioning, extracting parallelism
- "speculative execution" hacks
- 16 cores/32 thr
- 250W @ 2.3GHz
- Transactional Mem
- Thread Speculation
- · "scout" threads

http://www.tilera.com/ Figure by MITOpenCourseWare.

5/7/09 L24- Parallel Processing 23

Parallel Processing Summary

Prospects for future CPU architectures:

Pipelining - Well understood, but mined-out Superscalar - At its practical limits SIMD - Limited use for special applications VLIW - Returns controls to S/W... but inflexible

Prospects for future Computer System architectures:

Single-thread limits: forcing multicores, parallelism Brains work well, with dismal clock rates ... parallelism? Needed: NEW models, NEW ideas, NEW approaches

FINAL ANSWER: Its up to YOUR generation!