
MIT OpenCourseWare http://ocw.mit.edu

6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

Sequential Logic:

adding a little state



Lab #1 is due tonight

(checkoff meeting by next Thursday).

QUIZ #1 Tomorrow!

(covers thru L4/R5)

6.004 - Spring 2009


2/19/09

modified 2/17/09 10:26

LO5 - Sequential Logic 1

Something We Can't Build (Yet)


What if you were given the following design specification:



What makes this circuit so different from those we've discussed before?


- 1. "State" i.e. the circuit has memory
- The output was changed by a input "event" (pushing a button) rather than an input "value"

6.004: Progress so far...



Digital State

One model of what we'd like to build



2/19/09

Plan: Build a Sequential Circuit with stored digital STATE -

- Memory stores CURRENT state, produced at output
- · Combinational Logic computes
 - · NEXT state (from input, current state)
 - OUTPUT bit (from input, current state)
- · State changes on LOAD control input

LO5 – Sequential Logic 3 6.004 – Spring 2009

LO5 - Sequential Logic 4

Needed: Storage

Combinational logic is stateless: valid outputs always reflect current inputs.

To build devices with state, we need components which store information (e.g., state) for subsequent access.

ROMs (and other combinational logic) store information "wired in" to their truth table

Read/Write memory elements are required to build devices capable of changing their contents.

How can we store - and subsequently access -- a bit?

- · Mechanics: holes in cards/tapes
- · Optics: Film, CDs, DVDs, ...
- · Magnetic materials
- · Delay lines; moonbounce
- · Stored charge

6.004 - Spring 2009

2/19/09 6.004 - Spring 2009 LO5 - Sequential Logic 5

To write:


LO5 - Sequential Logic 7

To read:

precharge bit line, turn on access fet,

Storage: Using Capacitors

We've chosen to encode information using voltages and we know from 6.002 that we can "store" a voltage as charge on a capacitor:



as access switch

Drive bit line, turn on access fet, force storage cap to new voltage

6.004 - Spring 2009

detect (small) change in bit line voltage

Pros:


- compact low cost/bit (on BIG memories)
- Cons:
- complex interface
- stable? (noise, ...)
- it leaks! ⇒ refresh

Suppose we refresh CONTINUOUSLY?

LO5 - Sequential Logic 6

Storage: Using Feedback

IDEA: use positive feedback to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!




2/19/09

Settable Storage Element


2/19/09

It's easy to build a settable storage element (called a latch) using a lenient MUX:




6.004 - Spring 2009 2/19/09 LO5 - Sequential Logic 8

New Device: D Latch



G=1: G=0: Q follows D Q holds



BUT... A change in D or G contaminates Q, hence Q' ... how can this possibly work?

G=1: Q Follows D, independently of Q'

G=0: Q Holds stable Q', independently of D


2/19/09 LO5 – Sequential Logic 9


A Plea for Lenience...

Q(D,G)

(Q(D,Q')

(Q(G,Q')





Assume LENIENT Mux, propagation delay of T_{PD}

Then output valid when

- G=1, D stable for T_{PD}, independently of Q'; or
- Q'=D stable for T_{PD}, independently of G; or
- G=0, Q' stable for T_{PD} , independently of D

Does lenience guarantee a working latch?


What if D and G change at about the same time...

What happens

when G=1?

6.004 - Spring 2009 2/19/09 LO5 - Sequential Logic 10

... with a little discipline




6.004 - Spring 2009

6.004 - Spring 2009

To reliably latch V2:

- Apply V2 to D, holding G=1
- After T_{PD} , V2 appears at Q=Q'
- After another T_{PD}, Q' & D both valid for T_{PD}; will hold Q=V2 independently of G
- Set G=O, while Q' & D hold Q=D
- After another T_{PD}, G=O and Q' are sufficient to hold Q=V2 independently of D




Dynamic Discipline for our latch:

T_{SETUP} = 2T_{PD}: interval *prior to G* transition for which D must be stable & valid

T_{HOLD} = T_{PD}: interval *following G* transition for which D must be stable & valid

2/19/09 LO5 - Sequential Logic 11

Lets try it out!




Plan: Build a Sequential Circuit with one bit of STATE -

- · Single latch holds CURRENT state
- · Combinational Logic computes
 - · NEXT state (from input, current state)
 - · OUTPUT bit (from input, current state)
- State changes when G = 1 (briefly!)

6.004 - Spring 2009 2/19/09 LO5 - Sequential Logic 12

Combinational Cycles



When G=1, latch is Transparent...

Looks like a stupid Approach to me...

 \dots provides a combinational path from D to Q.

Can't work without tricky timing constrants on G=1 pulse:

- · Must fit within contamination delay of logic
- Must accommodate latch setup, hold times

Want to signal an INSTANT, not an INTERVAL...

6.004 - Spring 2009 2/19/0

LO5 - Sequential Logic 13 6.004 - Spr

Flakey Control Systems

Here's a strategy for saving 3 bucks on the Sumner Tunnel!




Figure by MIT OpenCourseWare.

6.004 - Spring 2009 2/19/09 L05 - Sequential Logic 14

Escapement Strategy

2/19/09

The Solution: Add two gates and only open one at a time.

6.004 - Spring 2009





Figure by MIT OpenCourseWare.

LO5 - Sequential Logic 15

Edge-triggered Flip Flop



Observations:

Transitions mark instants, not intervals

- only one latch "transparent" at any time:
 - master closed when slave is open
 - slave closed when master is open
 - \rightarrow no combinational path through flip flop


(the feedback path in one of the master or slave latches is always active)

 Q only changes shortly after O →1 transition of CLK, so flip flop appears to be "triggered" by rising edge of CLK



6.004 - Spring 2009 L05 - Sequential Logic 16

Flip Flop Waveforms



6.004 - Spring 2009 2/19/09 LO5 - Sequential Logic 17

Um, about that hold time...

Consider HOLD TIME requirement for slave:


- Negative $(1 \rightarrow 0)$ clock transition \rightarrow slave freezes data:
 - SHOULD be no output glitch, since master held constant data; BUT
 - master output contaminated by change in G input!
- HOLD TIME of slave not met, UNLESS we assume sufficient contamination delay in the path to its D input!


Accumulated t_{CD} thru inverter, $G \rightarrow Q$ path of master must cover slave t_{HOLD} for this design to work!

6.004 - Spring 2009 2/19/09 LO5 - Sequential Logic 18

Single-clock Synchronous Circuits

Flip Flop Timing - I





 t_{PD} : maximum propagation delay, CLK \rightarrow Q

 t_{CD} : minimum contamination delay, CLK \rightarrow Q

t_{SETUP}: setup time guarantee that D has propagated through feedback path before master closes

t_{HOLD}: hold time guarantee master is closed and data is stable before allowing D to change



register?

6.004 - Spring 2009

We'll use Flip Flops and *Registers* – groups of FFs sharing a clock input – in a highly constrained way to build digital systems:


Single-clock Synchronous Discipline


- No combinational cycles
- Single clock signal shared among all clocked devices
- Only care about value of register data inputs just before rising edge of clock
- Period greater than every combinational delay
- Change saved state after noiseinducing logic transitions have stopped!

6.004 - Spring 2009 2/19/09 L05 - Sequential Logic 19

2/19/09 LO5 – Sequential Logic 20

Flip Flop Timing - II





$$t_1 = t_{CD,req1} + t_{CD,1} > t_{HOLD,req2}$$

$$t_2 = t_{PD,reg1} + t_{PD,1} < t_{CLK} - t_{SETUP,reg2}$$

Questions for register-based designs:


- how much time for useful work (i.e. for combinational logic delay)?
- does it help to guarantee a minimum t_{CD}? How 'bout designing registers so that

$$t_{CD,reg} > t_{HOLD,reg}$$
?

 what happens if CLK signal doesn't arrive at the two registers at exactly the same time (a phenomenon known as "clock skew")?

6.004 - Spring 2009 2/19/09 L05 - Sequential Logic 21

Model: Discrete Time




Active Clock Edges punctuate time ---

- · Discrete Clock periods
- · Discrete State Variables
- Discrete specifications (simple rules eg tables relating outputs to inputs, state variables)
- ABSTRACTION: Finite State Machines (next lecture!)

6.004 - 5pring 2009 2/19/09 LO5 - Sequential Logic 22

Sequential Circuit Timing



Questions:

Constraints on T_{CD} for the logic?

> 1 ns

Minimum clock period?

 $> 10 \text{ ns} (T_{PD,R} + T_{PD,L} + T_{S,R})$

· Setup, Hold times for Inputs?

 $T_{S} = T_{PD,L} + T_{S,R}$ $T_{H} = T_{H,R} - T_{CD,L}$

This is a simple $\it Finite\, State\, Machine \ldots more \, next \, lecture!!$

Summary

"Sequential" Circuits (with memory):

Basic memory elements:


- Feedback, detailed analysis => basic level-sensitive devices (eg, latch)
- · 2 Latches => Flop
- Dynamic Discipline: constraints on input timing

Synchronous 1-clock logic:


- Simple rules for sequential circuits
- Yields clocked circuit with $T_{\text{S}}, T_{\text{H}}$ constraints on input timing

Finite State Machines

Next Lecture Topic!







6.004 – Spring 2009 2/19/09 LO5 – Sequential Logic 24