16-QAM Demapping Module

Zach Martin Saunders Riley EE417 Spring 2022

Description

Objective


- Decode 16-QAM Digital Data
- Store data in a FIFO for access by external device or module
- No error correction or filtering ("Hard Decision demapping")

Application


- IEEE 802.11 (WI-FI)
- Mobile Internet (LTE, etc)
- DVB (digital TV)

What is QAM?


- Quadrature Amplitude Modulation.
- Uses the amplitude of two orthogonal sinusoids to map to a location on a "constellation diagram"
- Each point on the diagram represents one 4-bit number
- Each point corresponds to two amplitudes: In-phase (horizontal axis) and in-quadrature (vertical axis)



Generic QAM Demodulator



Hard Decision Demapper Block Diagram



- Controller operates as a Mealy Machine
- Sequential Logic operates off of the Digital Clock (dclk)
- Four states:
 - Idle demapper not operating (enable signal is low or reset is high)
 - Write demapper operating and writing to FIFO
 - Available signals the host device that a complete data word (64 bits) is available in FIFO
 - Additional symbols received in this state are dropped so as not to overflow FIFO
 - Read host reading from FIFO
 - Demapper continues to operate in this state


Controller FSM Diagram

Inputs:

- enable = host enable signal
- reset = host reset signal (synchronous)
- sclk = signal (analog) clock
- dclk = host (digital) clock
- read_enable = host read enable signal
- wfull = FIFO full flag
- rdempty = FIFO empty flag

Outputs:

- wclk = FIFO write clock
- rdclk = FIFO read clock
- available = host data available flag
- complete = host read complete flag



```
module QAM_demapper_controller(enable, reset, dclk, read, read_enable, write_enable, wfull, rdempty, available, complete, state, nextstate);
        *> INPUTS:
               available = host device data available flag
           State 0 (2'b00): Idle - no data being written to FIF0
    *> *> State 2 (2'b10): Data Ready - FIFO is full, additional data discarded
    input enable, reset, dclk, read, wfull, rdempty;
    output reg read enable, write enable, available, complete;
    output reg[1:0] state, nextstate;
    initial begin
        state = 2'b00:
       nextstate = 2'b00;
    end
```

```
always @ (posedge dclk) begin //Mealy Machine operates off the dclk
end
always @* begin //combinational logic
    case (state)
        2'b00: begin //idle state
            write enable = 0;
            available = 0:
            complete = 1;
            read enable = 0;
            if(enable == 1 && reset == 0) nextstate = 2'b01; //if enable goes high, transition to receive state
            else nextstate = 2'b00:
        end
        2'b01: begin //receive state
            write enable = 1;
            read enable = 0;
            if(enable == 0 | reset == 1) nextstate = 2'b00; //if enable goes low or reset goes high, transition to idle state
            else if(wfull == 1) begin
               nextstate = 2'b10; //if the FIFO is full, transition to data ready state
               available = 1; //raise the data available flag to the host device
                complete = 0:
            end
            else begin
                nextstate = 2'b01:
                available = 0:
                complete = 1;
            end
       end
        2'b10: begin //data ready state
            write enable = 0; //drops data received in this state!
            read enable = 0:
            available = 1:
            complete = 0;
            tf(enable == 0 || reset == 1) nextstate = 2'b00; //if enable goes low or reset goes high, transition to idle state
            else if(read == 1) nextstate = 2'b11:
            else nextstate = 2'b10:
        end
```

```
2'b11: begin //read out state
               write_enable = 0;
               read enable = 1;
               if(enable == 0 | | reset == 1) nextstate = 2'b00; //if enable goes low or reset goes high, transition to idle state
               else if(rdempty == 1) begin
                   available = 0;
                   complete = 1; //raise the transmission complete flag to the host device
                   nextstate = 2'b01; //return to the receive state
               end
               else begin
                   available = 1;
                   complete = 0;
                   nextstate = 2'b11;
               end
           end
       endcase
    end
endmodule
```

Controller Testbench


Criteria:

- Verify that the controller switches state as expected
- Verify that the controller raises host flags as expected
- Verify that the controller runs the FIFO as expected

Controller Testbench

```
/*Testbench for QAM Demapper Controller*/
module QAM_demapper_controller_tb(enable, reset, dclk, read, read_enable, write_enable, wfull, rdempty, available, complete, state, nextstate);
    output reg enable, reset, dclk, read, wfull, rdempty;
   output wire read_enable, write_enable, available, complete;
   output wire[1:0] state, nextstate:
   QAM_demapper_controller DUT(enable, reset, dclk, read, read_enable, write_enable, wfull, rdempty, available, complete, state, nextstate);
    initial begin
        enable = 1:
       reset = 1:
       dclk = 0
       read = 0
       wfull = 0:
       rdempty = 0:
    initial fork
        #15 reset = 0:
       #320 wfull = 1:
        #340 \text{ read} = 1
        #360 \text{ wfull} = 0;
        #500 \text{ rdempty} = 1;
    ioin
    always begin
        #10 dclk = ~dclk;
   end
endmodule
```

Controller Test Results



Datapath

```
module QAM demapper datapath (rst, data out, I in, Q in, symbol clock);
          input rst, symbol clock;
                                            // Reset signal from controller, symbol clock from data clock recovery
          output wire [3:0] data out;
          input signed [7:0] I in, Q in; // Input I/Q signals, signed 8 bit number
          reg signed [2:0] I, Q;
   F
          always @(posedge symbol clock) begin
              if(rst) begin
              end
   else begin
                  if(I in > 64)
                  else if(I in > 0)
23
                  else if (I in > -64)
                  else
                  if(0 in > 64)
29
                  else if(Q in > 0)
31
                  else if (Q in > -64)
                                                     assign data out [0] = (Q == 1) | | (Q == -1) ? 1 : 0;
33
                                                     assign data out [1] = (Q < 0) ? 1 : 0;
                                                     assign data out [2] = (I == 1) | | (I==-1) ? 1 : 0;
                  else
                                                     assign data out [3] = (I < 0) ? 0 : 1;
              end
                                                 endmodule
          end
```

Datapath - FIFO

The FIFO module itself is provided by Altera/Intel as an IP module in Quartus, and utilizes the block RAM available on the Cyclone V

The FIFO is set up as 4 bits wide, 16 bits deep, which gives a data word length of 64 bits for the host

```
-module FIFO Register (
         aclr,
         data,
         rdclk,
38
         rdreq,
         wrclk,
         wrreq,
         rdempty,
         wrfull);
45
46
         input
                    aclr;
         input
                  [3:0] data;
         input
                    rdclk;
48
          input
                    rdrea;
49
                    wrclk;
         input
         input
                    wrreq;
                  [3:0] q;
         output
                    rdempty;
         output
                    wrfull;
         output
      `ifndef ALTERA RESERVED QIS
      endif
          tri0
                    aclr;
    - `ifndef ALTERA RESERVED QIS
      // synopsys translate on
      endif
62
     endmodule
```

Testing Demapper Datapath

Criteria:

- Test basic symbol decoding
- Test noisy symbol decoding
- Show each error automatically
- Generate noisy symbol automatically


Matlab Test Bench Script (1/2)


```
M = 16;
    num symbols = 100;
    filename = "matlab test data.txt";
13
    SNR = 4;
    x = randi([0 M-1],[1 num symbols]); % Create array of random test values
    16
    rxSiq = int8(awqn(txSiq,SNR)*32);% Add gaussian noise to signal
    scatterplot(rxSig); % Show "noisy" signal
18
19
20
    % Convert signals into hex for test file
    I = real(rxSig);
21
22
    Q = imag(rxSiq);
23
    I hex = dec2hex(I,2);
25
    Q \text{ hex} = \text{dec2hex}(Q, 2);
26
    Out hex = dec2hex(x, 2);
27
28
    file = fopen(filename, 'w');
```

Matlab Test Bench Script (2/2)

```
fprintf(file, "// matlab test data.txt. \n// This file is automatically generated from a Matlab script");
     fprintf(file, "\n// The data in this file represents noisy 8-bit signed 16gam demodulation");
32
     fprintf(file, "\n// Generated on: ");
33
     fprintf(file, char(datetime()));
34
     fprintf(file, "\n\n//(int8)I (int8)Q (uint8)Output\n");
35
36
   \blacksquare for i = 1:num symbols
         fprintf(file, I hex(i, 1:2));
38
         fprintf(file, "_");
39
         fprintf(file, Q hex(i, 1:2));
40
         fprintf(file, " ");
41
         fprintf(file, Out hex(i, 1:2));
42
         fprintf(file, "\n");
43
44
     end
45
46
     fclose(file);
     fprintf("\nOperation complete, test file is written to ");
     fprintf(filename);
48
     fprintf("\n\n");
```

Matlab Plots





100 "clean" symbols (left) passed through additive gaussian white noise channel produce the image on the right.

Test Bench Data


Noisy I/Q signals stored as a signed 8-bit hex integer for test bench simulation, along with the input symbol to validate decoding

```
matlab test data.txt.
   This file is automatically generated from a Matlab script
   The data in this file represents noisy 8-bit signed 16gam demodulation
   Generated on: 25-Apr-2022 14:29:22
//(int8)I (int8)Q (uint8)Output
E3 D9 07
9E 53 00
63 AA 0A
A4 66 00
9B A0 02
4B A3 0A
6A 67 08
9A 5C 00
E3 70 04
EA A4 06
95 98 02
AD 1B 01
E7 EF 07
E1 19 05
1C 15 0D
6C 6C 08
25 23 0D
E5 F6 07
BB 5D 00
A6 66 00
AC A0 02
DF 24 05
```

Datapath Test bench

```
module QAM demapper datapath tb();
     reg signed [7:0] I in, Q in;
     reg sclk, rst;
     wire [3:0] data out;
     integer i;
     wire signed[7:0] i internal;
     wire signed [7:0] q internal;
     reg [23:0] test input [0:99]; // two test input words I data Q data
     reg [7:0] expected dout;
     QAM demapper datapath UUT(.symbol clock(sclk), .rst(rst), .I in(I in), .Q in(Q in), .data out(data out));
     assign i internal = UUT.I;
     assign g internal = UUT.Q;
     initial begin
         I in <= 0;
         Q in \leq 0;
         sclk <= 1;
         #10 begin
         end
     end
     always
     initial begin
         $readmemh("S:\\projects\\QAM demapper\\matlab test data.txt", test input);
         for (i=0; i<100; i=i+1)begin
             {I in, Q in, expected dout} = test input[i];
F
             #20 begin //$display("I = %d Q = %d i internal = %d q internal = %d expected = %H out = %H", I in, Q in, i int
             if (data out != expected dout)
                 $display("ERROR detected at i = %d, q = %d, expected = %H, output = %H", I in, Q in, expected dout, data out)
             end
         end
     end
 endmodule
```


Datapath Test Bench Timing Diagram



Symbol Errors

- awgn() function allows for varying signal to noise ratio (SNR)
- Example: Test with 3dB SNR.
- Constellation of 100 symbols (top), reference with 5,000 symbols (bottom)
- Console report shows 6 symbol errors out of 100 symbols, for an approximate 6% error rate.

```
# ERROR detected at i = -49, q = -12, expected = 03, output = 7
# ERROR detected at i = 104, q = 68, expected = 09, output = 8
# ERROR detected at i = -17, q = -42, expected = 0f, output = 7
# ERROR detected at i = -101, q = -63, expected = 02, output = 3
# ERROR detected at i = -61, q = 64, expected = 04, output = 5
# ERROR detected at i = -122, q = 7, expected = 03, output = 1
```



Compilation Results

```
Flow Summary
<<Filter>>
Flow Status
                                Successful - Tue May 3 22:54:36 2022
Ouartus Prime Version
                                21.1.0 Build 842 10/21/2021 SJ Lite Edition
Revision Name
                                QAM demapper
Top-level Entity Name
                                QAM demapper
Family
                                Cyclone V
Device
                                5CSFMA5F31C6
Timing Models
                                Final
Logic utilization (in ALMs)
                                28 / 32,070 ( < 1 %)
Total registers
Total pins
                                26 / 457 (6%)
Total virtual pins
Total block memory bits
                                64 / 4,065,280 ( < 1 % )
Total DSP Blocks
                                0/87(0%)
Total HSSI RX PCSs
Total HSSI PMA RX Deserializers
Total HSSI TX PCSs
Total HSSI PMA TX Serializers
Total PLLs
                                0/6(0%)
                                0/4(0%)
Total DLLs
```


Timing Analysis

ľ			Slow 1100mV 85C Model	
	Fmax	Restricted Fmax	Clock Name	Note
1	285.14 MHz	285.14 MHz	sclk	
2	337.95 MHz	315.06 MHz	dclk	limit due to minimum period restriction (tmin)

- Maximum Symbol Clock = 285MHz (3.509ns)
- Maximum Digital Clock = 315MHz (3.175ns)
- Timing Slack at 200MHz (5ns) Digital and Symbol clock:
 - Setup slack:
 - Dclk = 0.874ns
 - Sclk = 1.495ns
 - Hold slack:
 - Dclk = 0.268ns
 - \blacksquare Sclk = 0.315ns
 - Minimum pulse width:
 - Dclk = 1.366ns
 - Sclk = 1.361ns

Improvements

- Filtering (root raised cosine, etc)
- Error correction
 - Forward Error Correction (simplex)
 - Parity (duplex or half-duplex)
- Interface with transceiver IP blocks built in to the Cyclone V
- Split the digital clock from the FIFO read out clock



Transceiver IP (from the 2012 Cyclone V device Handbook vol 2: transceivers section 1-2)