



# 16-QAM Demapping Module

Zach Martin  
Saunders Riley  
EE417 Spring 2022



# Description

## Objective


- Decode 16-QAM Digital Data
- Store data in a FIFO for access by external device or module
- No error correction or filtering (“Hard Decision demapping”)

## Application


- IEEE 802.11 (WI-FI)
- Mobile Internet (LTE, etc)
- DVB (digital TV)

# What is QAM?

- Quadrature Amplitude Modulation.
- Uses the amplitude of two orthogonal sinusoids to map to a location on a “constellation diagram”
- Each point on the diagram represents one 4-bit number
- Each point corresponds to two amplitudes: In-phase (horizontal axis) and in-quadrature (vertical axis)




# Generic QAM Demodulator



From FPGA QAM Demodulator Design, by Harris and Dick, 2002. Retrieved from [https://link.springer.com/chapter/10.1007/3-540-46117-5\\_13](https://link.springer.com/chapter/10.1007/3-540-46117-5_13) on 4/27/22

# Hard Decision Demapper Block Diagram



# Controller

- Controller operates as a Mealy Machine
- Sequential Logic operates off of the Digital Clock (dclk)
- Four states:
  - Idle - demapper not operating (enable signal is low or reset is high)
  - Write - demapper operating and writing to FIFO
  - Available - signals the host device that a complete data word (64 bits) is available in FIFO
    - Additional symbols received in this state are dropped so as not to overflow FIFO
  - Read - host reading from FIFO
    - Demapper continues to operate in this state


# Controller FSM Diagram

## Inputs:

- enable = host enable signal
- reset = host reset signal (synchronous)
- sclk = signal (analog) clock
- dclk = host (digital) clock
- read\_enable = host read enable signal
- wfull = FIFO full flag
- rdempty = FIFO empty flag

## Outputs:

- wclk = FIFO write clock
- rdclk = FIFO read clock
- available = host data available flag
- complete = host read complete flag



# Controller

```
/* controller module. Controls hard decision demapper */
module QAM_demapper_controller(enable, reset, dclk, read, read_enable, write_enable, wfull, rdempty, available, complete, state, nextstate);
    /* I/O Schema:
    * INPUTS:
    * enable = enables the module
    * reset = resets the FSM and clears the FIFO
    * dclk = digital clock (input clock from host device)
    * read = host read signal
    * wfull = FIFO register full flag
    * rdempty = FIFO register empty flag
    *
    * OUTPUTS:
    * read_enable = enables reading from the FIFO register
    * write_enable = enables writing to the FIFO register
    * wclk = FIFO register write clock
    * available = host device data available flag
    * complete = host device complete flag
    *
    * State Schema:
    * State 0 (2'b00): Idle - no data being written to FIFO
    * State 1 (2'b01): Receive - writing data to FIFO
    * State 2 (2'b10): Data Ready - FIFO is full, additional data discarded
    * State 3 (2'b11): Read Out - reading data out of FIFO
    */

    input enable, reset, dclk, read, wfull, rdempty;
    output reg read_enable, write_enable, available, complete;

    output reg[1:0] state, nextstate;

    initial begin
        state = 2'b00;
        nextstate = 2'b00;
    end
end
```



# Controller

```
always @(posedge dclk) begin //Mealy Machine operates off the dclk
    state <= nextstate;
end

always @* begin //combinational logic
    case(state)
        2'b00: begin //idle state
            write_enable = 0;
            available = 0;
            complete = 1;
            read_enable = 0;

            if(enable == 1 && reset == 0) nextstate = 2'b01; //if enable goes high, transition to receive state
            else nextstate = 2'b00;
        end
        2'b01: begin //receive state
            write_enable = 1;
            read_enable = 0;
            if(enable == 0 || reset == 1) nextstate = 2'b00; //if enable goes low or reset goes high, transition to idle state
            else if(wfull == 1) begin
                nextstate = 2'b10; //if the FIFO is full, transition to data ready state
                available = 1; //raise the data available flag to the host device
                complete = 0;
            end
            else begin
                nextstate = 2'b01;
                available = 0;
                complete = 1;
            end
        end
        2'b10: begin //data ready state
            write_enable = 0; //drops data received in this state!
            read_enable = 0;
            available = 1;
            complete = 0;
            if(enable == 0 || reset == 1) nextstate = 2'b00; //if enable goes low or reset goes high, transition to idle state
            else if(read == 1) nextstate = 2'b11;
            else nextstate = 2'b10;
        end
    end
end
```

# Controller

```
2'b11: begin //read out state
    write_enable = 0;
    read_enable = 1;
    if(enable == 0 || reset == 1) nextstate = 2'b00; //if enable goes low or reset goes high, transition to idle state
    else if(rdempty == 1) begin
        available = 0;
        complete = 1; //raise the transmission complete flag to the host device
        nextstate = 2'b01; //return to the receive state
    end
    end
    else begin
        available = 1;
        complete = 0;
        nextstate = 2'b11;
    end
    end
endcase
end

endmodule
//end of file
```

# Controller Testbench

Criteria:

- Verify that the controller switches state as expected
- Verify that the controller raises host flags as expected
- Verify that the controller runs the FIFO as expected


# Controller Testbench

```
/*Testbench for QAM Demapper Controller*/

`timescale 1ps/1ps

//this declaration format is needed by the Intel Questa simulator
module QAM_demapper_controller_tb(enable, reset, dclk, read, read_enable, write_enable, wfull, rdempty, available, complete, state, nextstate);
    >> output reg enable, reset, dclk, read, wfull, rdempty;
    >> output wire read_enable, write_enable, available, complete;
    >> output wire[1:0] state, nextstate;
    >>
    >> QAM_demapper_controller DUT(enable, reset, dclk, read, read_enable, write_enable, wfull, rdempty, available, complete, state, nextstate);
    >>
    >> initial begin
    >>     enable = 1;
    >>     reset = 1;
    >>     dclk = 0;
    >>     read = 0;
    >>     wfull = 0;
    >>     rdempty = 0;
    >> end
    >>
    >> initial fork
    >>     #15 reset = 0;
    >>     #320 wfull = 1;
    >>     #340 read = 1;
    >>     #360 wfull = 0;
    >>     #500 rdempty = 1;
    >> join
    >>
    >> always begin
    >>     #10 dclk = ~dclk;
    >> end
endmodule
//end of file
```

# Controller Test Results



# Datapath

```
1  /*datapath module, hard decision demapper */
2  module QAM_demapper_datapath(rst, data_out, I_in, Q_in, symbol_clock);
3      input rst, symbol_clock;          // Reset signal from controller, symbol clock from data clock recovery
4      output wire [3:0] data_out;
5      input signed [7:0] I_in, Q_in;    // Input I/Q signals, signed 8 bit number
6
7      reg signed [2:0] I, Q;
8
9
10     // De-noise 8 bit signed value by applying symbol boundaries & normalize to +/- 1, 3 (see matlab).
11     // Max Value of +127, -128, midrange approx 64
12     always @(posedge symbol_clock) begin
13         if(rst) begin
14             I = 0;
15             Q = 0;
16         end
17
18         else begin
19             if(I_in > 64)
20                 I = 3;
21             else if(I_in > 0)
22                 I = 1;
23             else if(I_in > -64)
24                 I = -1;
25             else
26                 I = -3;
27
28             if(Q_in > 64)
29                 Q = 3;
30             else if(Q_in > 0)
31                 Q = 1;
32             else if(Q_in > -64)
33                 Q = -1;
34             else
35                 Q = -3;
36         end
37     end
38
39     // Demap normalized input data to Grey encoding constellation (see matlab screenshot)
40     assign data_out [0] = (Q == 1) || (Q == -1) ? 1 : 0;
41     assign data_out [1] = (Q < 0) ? 1 : 0;
42     assign data_out [2] = (I == 1) || (I == -1) ? 1 : 0;
43     assign data_out [3] = (I < 0) ? 0 : 1;
44
45 endmodule
```

# Datapath - FIFO

The FIFO module itself is provided by Altera/Intel as an IP module in Quartus, and utilizes the block RAM available on the Cyclone V

The FIFO is set up as 4 bits wide, 16 bits deep, which gives a data word length of 64 bits for the host

```
34
35 module FIFO_Register (
36     aclr,
37     data,
38     rdclk,
39     rdreq,
40     wrclk,
41     wrreq,
42     q,
43     rdempty,
44     wrfull);
45
46     input    aclr;
47     input    [3:0] data;
48     input    rdclk;
49     input    rdreq;
50     input    wrclk;
51     input    wrreq;
52     output   [3:0] q;
53     output   rdempty;
54     output   wrfull;
55
56     `ifndef ALTERA_RESERVED_QIS
57     // synopsys translate_off
58     tri0     aclr;
59     `ifndef ALTERA_RESERVED_QIS
60     // synopsys translate_on
61     `endif
62
63 endmodule
64
```

# Testing Demapper Datapath

Criteria:

- Test basic symbol decoding
- Test noisy symbol decoding
- Show each error automatically
- Generate noisy symbol automatically





# Matlab Test Bench Script (1/2)

```
10 M = 16; % The verilog project uses 16-qam
11 num_symbols = 100;
12 filename = "matlab_test_data.txt";
13 SNR = 4; % signal to noise ratio for awgn
14 x = randi([0 M-1],[1 num_symbols]); % Create array of random test values
15 txSig = qammod(x, M); % Modulate with given inputs
16 scatterplot(txSig*32) % show "clean" constellation diagram
17 rxSig = int8(awgn(txSig,SNR)*32); % Add gaussian noise to signal
18 scatterplot(rxSig); % Show "noisy" signal
19
20 % Convert signals into hex for test file
21 I = real(rxSig);
22 Q = imag(rxSig);
23
24 I_hex = dec2hex(I,2);
25 Q_hex = dec2hex(Q, 2);
26 Out_hex = dec2hex(x, 2);
27
28 % Write signals to text file
29 file = fopen(filename, 'w');
```

# Matlab Test Bench Script (2/2)

```
31 fprintf(file, "// matlab_test_data.txt. \n// This file is automatically generated from a Matlab script");
32 fprintf(file, "\n// The data in this file represents noisy 8-bit signed 16qam demodulation");
33 fprintf(file, "\n// Generated on: ");
34 fprintf(file, char(datetime()));
35 fprintf(file, "\n\n//(int8)I_(int8)Q_(uint8)Output\n");
36
37 for i = 1:num_symbols
38     fprintf(file, I_hex(i, 1:2));
39     fprintf(file, "_");
40     fprintf(file, Q_hex(i, 1:2));
41     fprintf(file, "_");
42     fprintf(file, Out_hex(i, 1:2));
43     fprintf(file, "\n");
44 end
45
46 fclose(file);
47 fprintf("\nOperation complete, test file is written to ");
48 fprintf(filename);
49 fprintf("\n\n");
```

# Matlab Plots



100 “clean” symbols (left) passed through additive gaussian white noise channel produce the image on the right.

# Test Bench Data

Noisy I/Q signals stored as a signed 8-bit hex integer for test bench simulation, along with the input symbol to validate decoding

```
1 // matlab_test_data.txt.
2 // This file is automatically generated from a Matlab script
3 // The data in this file represents noisy 8-bit signed 16qam demodulation
4 // Generated on: 25-Apr-2022 14:29:22
5
6 // (int8)I_ (int8)Q_ (uint8)Output
7 E3_D9_07
8 9E_53_00
9 63_AA_0A
10 A4_66_00
11 9B_A0_02
12 4B_A3_0A
13 6A_67_08
14 9A_5C_00
15 E3_70_04
16 EA_A4_06
17 95_98_02
18 AD_1B_01
19 E7_EF_07
20 E1_19_05
21 1C_15_0D
22 6C_6C_08
23 25_23_0D
24 E5_F6_07
25 BB_5D_00
26 A6_66_00
27 AC_A0_02
28 DF_24_05
```




C/C++/Verilog style comments and white space are ignored by the test bench


# Datapath Test bench

```
12 module QAM_demapper_datapath_tb();
13     reg signed [7:0] I_in, Q_in;
14     reg sclk, rst;
15
16     wire [3:0] data_out;
17     integer i;
18     wire signed [7:0] i_internal;
19     wire signed [7:0] q_internal;
20
21     reg [23:0] test_input [0:99]; // two test input words I_data_Q_data
22     reg [7:0] expected_dout;
23     QAM_demapper_datapath UUT(.symbol_clock(sclk), .rst(rst), .I_in(I_in), .Q_in(Q_in), .data_out(data_out));
24
25     assign i_internal = UUT.I;
26     assign q_internal = UUT.Q;
27
28     initial begin
29         rst <= 1;
30         I_in <= 0;
31         Q_in <= 0;
32         sclk <= 1;
33         #10 begin
34             rst <= 0;
35         end
36     end
37
38     // Create symbol clock reference
39     always
40         #10 sclk = ~sclk;
41
42     initial begin
43         $readmemh("S:\\projects\\QAM_demapper\\matlab_test_data.txt", test_input);
44         #20;
45         for (i=0; i<100; i=i+1)begin
46             {I_in, Q_in, expected_dout} = test_input[i];
47
48             #20 begin // $display("I = %d Q = %d i_internal = %d q_internal = %d expected = %H out = %H", I_in, Q_in, i_internal,
49                 data_out);
50                 if(data_out != expected_dout)
51                     $display("ERROR detected at i = %d, q = %d, expected = %H, output = %H", I_in, Q_in, expected_dout, data_out);
52             end
53         end
54     end
55 endmodule
```

Read memory file  
as hexadecimal



# Datapath Test Bench Timing Diagram




# Symbol Errors

- awgn() function allows for varying signal to noise ratio (SNR)
- Example: Test with 3dB SNR.
- Constellation of 100 symbols (top), reference with 5,000 symbols (bottom)
- Console report shows 6 symbol errors out of 100 symbols, for an approximate 6% error rate.

```
VSIM 16> run
# ERROR detected at i = -49, q = -12, expected = 03, output = 7
# ERROR detected at i = 104, q = 68, expected = 09, output = 8
# ERROR detected at i = -17, q = -42, expected = 0f, output = 7
# ERROR detected at i = -101, q = -63, expected = 02, output = 3
# ERROR detected at i = -61, q = 64, expected = 04, output = 5
# ERROR detected at i = -122, q = 7, expected = 03, output = 1
```

VSIM 17>





# Compilation Results

## Flow Summary

 <<Filter>>

Flow Status	Successful - Tue May 3 22:54:36 2022
Quartus Prime Version	21.1.0 Build 842 10/21/2021 SJ Lite Edition
Revision Name	QAM_demapper
Top-level Entity Name	QAM_demapper
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	28 / 32,070 ( < 1 % )
Total registers	59
Total pins	26 / 457 ( 6 % )
Total virtual pins	0
Total block memory bits	64 / 4,065,280 ( < 1 % )
Total DSP Blocks	0 / 87 ( 0 % )
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 ( 0 % )
Total DLLs	0 / 4 ( 0 % )




# Timing Analysis

Slow 1100mV 85C Model				
	Fmax	Restricted Fmax	Clock Name	Note
1	285.14 MHz	285.14 MHz	sclk	
2	337.95 MHz	315.06 MHz	dclk	limit due to minimum period restriction (tmin)

- Maximum Symbol Clock = 285MHz (3.509ns)
- Maximum Digital Clock = 315MHz (3.175ns)
- Timing Slack at 200MHz (5ns) Digital and Symbol clock:
  - Setup slack:
    - Dclk = 0.874ns
    - Sclk = 1.495ns
  - Hold slack:
    - Dclk = 0.268ns
    - Sclk = 0.315ns
  - Minimum pulse width:
    - Dclk = 1.366ns
    - Sclk = 1.361ns

# Improvements

- Filtering (root raised cosine, etc)
- Error correction
  - Forward Error Correction (simplex)
  - Parity (duplex or half-duplex)
- Interface with transceiver IP blocks built in to the Cyclone V
- Split the digital clock from the FIFO read out clock



Transceiver IP (from the 2012 Cyclone V device Handbook vol 2: transceivers section 1-2)