ARTICLE Open Access

Etching-free pixel definition in InGaN green micro-LEDs

Zhiyuan Liu¹, Yi Lu¹, Haicheng Cao¹, Glen Isaac Maciel Garcia¹, Tingang Liu¹, Xiao Tang¹, Na Xiao¹, Raul Aguileta Vazquez¹, Mingtao Nong¹ and Xiaohang Li¹

Abstract

The traditional plasma etching process for defining micro-LED pixels could lead to significant sidewall damage. Defects near sidewall regions act as non-radiative recombination centers and paths for current leakage, significantly deteriorating device performance. In this study, we demonstrated a novel selective thermal oxidation (STO) method that allowed pixel definition without undergoing plasma damage and subsequent dielectric passivation. Thermal annealing in ambient air oxidized and reshaped the LED structure, such as p-layers and InGaN/GaN multiple quantum wells. Simultaneously, the pixel areas beneath the pre-deposited SiO₂ layer were selectively and effectively protected. It was demonstrated that prolonged thermal annealing time enhanced the insulating properties of the oxide, significantly reducing LED leakage current. Furthermore, applying a thicker SiO₂ protective layer minimized device resistance and boosted device efficiency effectively. Utilizing the STO method, InGaN green micro-LED arrays with 50-, 30-, and 10-µm pixel sizes were manufactured and characterized. The results indicated that after 4 h of air annealing and with a 3.5- μ m SiO₂ protective layer, the 10- μ m pixel array exhibited leakage currents density 1.2×10^{-6} A/cm² at $-10 \,\mathrm{V}$ voltage and a peak on-wafer external quantum efficiency of $\sim 6.48\%$. This work suggests that the STO method could become an effective approach for future micro-LED manufacturing to mitigate adverse LED efficiency size effects due to the plasma etching and improve device efficiency. Micro-LEDs fabricated through the STO method can be applied to micro-displays, visible light communication, and optical interconnect-based memories. Almost planar pixel geometry will provide more possibilities for the monolithic integration of driving circuits with micro-LEDs. Moreover, the STO method is not limited to micro-LED fabrication and can be extended to design other III-nitride devices, such as photodetectors, laser diodes, high-electron-mobility transistors, and Schottky barrier diodes.

Introduction

Recently, InGaN-based blue, green, and red micro-LEDs have garnered significant attention and interest due to their exceptional features such as high contrast, intense brightness, excellent energy efficiency, and long device lifetimes, positioning them as strong contenders as the next-generation display technology^{1–3}. Compared to large-scale LEDs, micro-LEDs exhibit superior current spreading and heat dissipation capabilities, which contribute to enhanced device performance^{4,5}. Furthermore,

the sustainable high current density of micro-LEDs also holds promise for applications in high-bandwidth visible light communication^{6,7}. However, to define micro-LED pixels, plasma or ion etching is widely adopted to selectively remove portions of the active region, resulting in severe sidewall damage and defect formation⁸. These defects act as non-radiative recombination centers and paths for leakage current, hampering the efficiency of micro-LEDs^{9–11}. The negative impact from plasma damage is not limited to the sidewall surface but, depending on etching conditions, penetrates to a certain depth, known as the "dead zone." Due to a higher area ratio between the sidewall and mesa top surface, sidewall damage has a more pronounced impact on the efficiency

Correspondence: Xiaohang Li (xiaohang.li@kaust.edu.sa)

¹Advanced Semiconductor Laboratory, Electrical and Computer Engineering Program, CEMSE Division, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Kingdom of Saudi Arabia

© The Author(s) 2024

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

of smaller devices, known as the efficiency size effect or sidewall effect in micro-LEDs^{12,13}. Several mainstream methods have been reported to mitigate this issue:

(i) Remove the sidewall damage regions. Etchants such as KOH and TMAH were extensively employed to selectively etch the damaged regions at the sidewall facet, reducing micro-LED leakage current 14,15. (ii) Surface passivation of sidewalls: material surfaces are at the end of the periodic lattice, aiding in increasing the number of dangling bonds. At the same time, the sidewall surface also bears a significant amount of plasma damage¹⁶. Therefore, surface passivation is an effective method to passivate dangling bonds and suppress surface states caused by ions and plasmas. Recently, ALD dielectrics like Al₂O₃ have been widely used to deposit on micro-LED sidewalls for surface passivation 17,18. ALD-AlN has also been demonstrated as an efficient passivation material for III-nitride-based micro-LEDs¹⁹. Additionally, various approaches, such as rapid thermal annealing to repair sidewall defects and (NH₄)₂S treatment to remove unstable native oxides and form monolayer sulfide passivation, have been introduced to optimize micro-LEDs^{20,21}. (iii) Modulate the current path to steer it away from the sidewall regions in order to reduce nonradiative carrier recombination near the mesa edge. For instance, people have proposed an oxide-confined structure to reduce current diffusion to the sidewall²². Hang and Zhang et al. employed the resistive ITO/p-GaN junction and Ta₂O₅ high-k insulator to modulate the band structure and reduce hole concentration near damaged regions^{23,24}. Kirilenko et al. utilized H₂ plasma to passivate Mg acceptors of p-type layers near the sidewall and formed an insulating region to suppress carrier non-radiative recombination²⁵.

However, these methods all involve subsequent optimization following plasma etching for pixel definition. Avoiding the use of plasma etching may provide an alternative solution for the development of micro-LEDs, which warrants further investigation. In this study, we proposed an innovative selective thermal oxidation (STO) method that achieved pixel definition without plasma damage and dielectric passivation, potentially avoiding the harmful effects brought about by ion and plasma etching. Thermal annealing in ambient air oxidized the LED layers and formed insulating oxides. However, LED pixels were protected by a SiO2 layer to prevent oxidation and maintain their luminescent functionality. As critical design parameters, annealing time and SiO2 thickness exhibited significance in micro-LED performance and were systematically investigated in this work. Using the STO method, we demonstrated micro-LED arrays with pixel sizes as small as 10-µm and provided a comprehensive performance analysis for devices with different pixel sizes.

Results

Device fabrication process

The LED fabrication process began with InGaN-based green LED wafers, as schematically depicted in Fig. 1a, grown on the sapphire substrate. These wafers included the GaN buffer layer, n-GaN electron injection layer, two pairs InGaN/GaN superlattice buffer layer (3/17 nm), eight pairs InGaN/GaN multiple quantum wells (MOW) (4/15 nm) with photoluminescence wavelength around 551 nm, 50 nm LT p-GaN, 25 nm electron-blocking layer, 125 nm HT p-GaN and a p-contact layer. Figure 1b illustrates the STO process flow. Initially, a plasma etching process (BCl₃, Cl₂, and Ar plasma) was employed to expose the *n*-GaN layer, facilitating subsequent *n*-contact formation. It's worth noting that the etching process was not for the pixel definition, and the etched regions were far away from the pixels, thus causing no damage to them. SiO₂ was then deposited using plasma-enhanced chemical vapor deposition and patterned by dry etching (C₄F₈ and O_2 plasma with Cr as a hard mask) as a protective layer on the surfaces of n-GaN and p-contact layer. The areas covered with SiO₂ on p-contact layer served as the pixel region. In this study, micro-LED pixels of 50-, 30-, and 10-μm sizes were designed, with the total emitting area being held constant (0.0177 mm²). Subsequently, the LED wafers were annealed in ambient air in the tube furnace to selectively oxidize the portions of the regions not protected by SiO₂. Simultaneously, the dense structure of SiO₂ blocked the penetration of oxygen from the air, thereby protecting the underlying LED structure^{26,27}. Similar to the thermal oxidation process of Si, the SiO₂ surface layer functions as a barrier to oxygen diffusion, shielding the underlying Si from additional oxidation²⁸. This was also the so-called STO step mentioned in this work. Figure 1c-e shows scanning electron microscope (SEM) images of the LED surfaces: (a) the reference sample without thermal oxidation, (b) no SiO₂ protection with 4h of thermal oxidation, and (c) 8h of thermal oxidation with 3.5-μm SiO₂ protection, followed by SiO₂ removal using HF vapor. The results indicated that the LED surface without SiO₂ protection became extremely rough compared to the reference sample due to the occurrence of oxidation. In contrast, with 3.5-µm SiO₂ protection, the LED surface remained smooth even after 8 h of thermal annealing in the ambient air, indicating the importance of the SiO₂ layer in blocking oxygen during the STO process.

The annealing temperature is crucial for thermal oxidation performance and needs to be carefully considered. Given the stability of the InGaN MQWs, especially the indium diffusion issue, the annealing temperature should not be excessively high, even with SiO₂ protection^{29,30}. On the other hand, the temperature should be sufficiently high to oxidize GaN and InGaN in the absence of SiO₂




Fig. 1 Device fabrication method. a Schematic structure of the InGaN-based green LED wafer. **b** Fabrication process flow of micro-LED arrays fabricated using selective thermal oxidization (STO). SEM images of the LED surface, **c** reference sample without thermal oxidization, **d** 4-h thermal oxidization without SiO₂ protection, and **e** 8-h thermal oxidization with 3.5- μ m SiO₂ protection and SiO₂ removal by HF vapor

protection. Therefore, a final annealing temperature of 900 °C was chosen for this work, as it has been demonstrated to be a relatively lower temperature for thorough oxidation of GaN films³¹. The heating and cooling rates were set at 5 °C/min during the thermal oxidization. The stability (no peel-off) of the SiO2 mask under prolonged high-temperature annealing is crucial for achieving STO. Indeed, we have observed in a very small number of devices the disappearance of the SiO2 mask after annealing. However, this phenomenon is extremely rare in the devices we have fabricated. In Supplementary Material SM1, we presented optical and SEM images of pixels before annealing, after annealing, and after removing SiO₂. We speculate that the peeling off of SiO₂ may depend on the surface cleanliness of the wafer and the deposition method and material quality of SiO₂. These factors may potentially affect the adhesion between SiO₂ and the LED surface at high temperatures. Following annealing, SiO2 was removed by HF vapor at a substrate temperature of 40 °C. It was found that HF vapor exhibited crucial etching selectivity between SiO2 and other oxides³². Hence, we opted for HF vapor to minimize the thickness decrease of formed oxide materials when removing the SiO₂ protective layer. The high etch selectivity of HF vapor toward SiO₂ and the formed oxides has been demonstrated in Supplementary Material SM2. After the removal of SiO₂, cathodoluminescence (CL) could be observed in pixels, forming a strong contrast with the oxidized regions, which are shown in Supplementary Material SM3. Finally, 20/300 nm Ni (e-beam deposition)/ Au (sputter deposition) (annealed in O2 at 550 °C for 300 s) and 30/200 nm Cr/Au (sputter deposition and annealed in N_2 at 300 °C for 300 s) were deposited as the p- and n-electrodes, respectively³³. Since the formed oxides already served as insulation between pixels, there was no need for additional dielectric deposition in the process. Simultaneously, procedures like selective dielectric etching required in traditional micro-LED fabrication for subsequent metal contact and the associated photolithography alignment were no longer necessary. Therefore, the proposed STO process for micro-LED fabrication is a self-aligned technique, reducing the complexity of photolithography for small-size device fabrication. The wafer size used in the experiment was $1 \text{ cm} \times 1 \text{ cm}$. After mounting the chips on sapphire substrates and wire bonding, the optical characteristics of micro-LEDs were on-wafer measured, and the light was extracted from the bottom of the chip. Through the aforementioned process, 50-, 30-, and 10-µm pixel micro-LED arrays have been fabricated, and device optical images are shown in Fig. 2a. To demonstrate the feasibility of achieving pixel clarity through the STO method, the device optical image and luminescent image of a 10-μm pixel display schematic diagram with ITO




Fig. 2 Demonstration of green micro-LED arrays. a Optical images of micro-LED arrays with 10-, 30-, and 50-μm pixels. **b** Device optical image and luminescent image of a 10-μm pixel display schematic diagram with ITO transparent contact. **c** Emission spectrum under various currents (the insets are some top-emission devices by STO process with 10-, 30-, and 50-μm pixels for illustration). **d** Cross-section TEM image at oxide/LED interface with 4 h annealing. **e** Magnified TEM image of the LED MQW structure under SiO₂ protection. **f** Magnified TEM image of the oxidized material without SiO₂ protection. **g** EDX element (Si and O) distribution

transparent contact is presented in Fig. 2b. Figure 2c provides the corresponding emission spectrum under different injection currents.

In Fig. 2d–g, we examined transmission electron microscopy (TEM) images near the oxide/LED interface after 4 h of STO. As expected, the TEM images showed a clear boundary between the ${\rm SiO}_2$ -protected and ${\rm SiO}_2$ -unprotected regions in Fig. 2d. Under ${\rm SiO}_2$ protection, the LED structure remained intact, exhibiting a clear superlattice structure (enlarged in Fig. 2e) and excellent

crystalline quality in the MQW (please see in Supplementary Material SM4). However, once the SiO_2 protection was lost, most of the p-layer and MQW were oxidized (enlarged in Fig. 2f). The oxidized layers show a distinctly polycrystalline nature with multiple crystal orientations mixed together (please see in Supplementary Material SM4). Furthermore, we found a 950 nm long crack near the oxide/LED interface in Fig. 2a. It was likely that the crack resulted from the thermal mismatch between the oxide and nitride materials during the

heating and cooling stages of the STO process³⁴. It has also been found in some other pixels we characterized shown in Supplementary Material SM5, indicating this phenomenon is not an isolated case. We believe that if such cracks were present in smaller-sized devices, they would cause significant damage to device yield and performance. However, for the micro-LEDs in this study, which had dimensions of 10-µm or larger, the negative impact of the crack was considered to be limited because the pixel size was much larger than the crack width. Furthermore, since the crack occurred at the top of the MQW, it may help prevent hole injection into the active region near the oxide/LED interface, reducing nonradiative recombination and improving micro-LED efficiency. However, this suspicion requires further systematic experiment and characterization support. Figure 2g presents the energy-dispersive X-ray (EDX) spectroscopy element distribution. The results clearly demonstrated the significant presence of oxygen elements in areas lacking SiO₂ protection, implying structural oxidation. Besides, we confirmed that the lateral diffusion distance of oxygen in the protected region was ~300 nm after 4-h thermal oxidization.

After thermal annealing in ambient air, the nitrides without SiO₂ protection underwent oxidation, forming oxides. The insulating properties of these oxides were crucial for reducing LED leakage current and enhancing device efficiency. Wang et al. reported the formation of Ga₂O₃ through the oxidation of p-type GaN and its application in deep ultraviolet photodetectors. As the annealing time initially increased, the film resistance rapidly increased. However, with prolonged annealing time, the resistance of the Ga₂O₃ began to decrease³⁵. Consequently, a sufficiently long and appropriate annealing duration was considered essential for improving the oxide insulation and reducing micro-LED leakage current in this work, as will be demonstrated in our subsequent device characterization. However, a longer annealing time may introduce some parasitic effects. (i) While the dense structure of SiO₂ can effectively suppress oxygen from entering the pixel interior, it is challenging to achieve complete blocking. As the annealing time increases, more oxygen elements may enter the LED from the air. (ii) As previously reported in research, oxygen elements from SiO₂ can diffuse into GaN under hightemperature thermal annealing. With an extended annealing time, the depth and concentration of oxygen diffusion significantly increase³⁶. Since the LED wafers used in this study were based on InGaN and GaN epitaxial layers, this oxygen diffusion effect also occurred. On the one hand, infiltrating oxygen may disrupt the original LED structure, reduce current conduction, and affect luminescent functionality through oxidation. On the other hand, after thermal annealing, the p-side metal

contacts may deteriorate due to the formation of surface oxides, and these surface oxides are complicated to eliminate by HF vapor etching. It is well known that the conductivity of the p-layer and the metal contact performance significantly determined the operation voltage of fabricated micro-LEDs at the same current density, which is, in other words, the device resistance. Using circular transmission line measurement patterns with 10-µm spacing shown in Fig. 3a, b, we investigated the influence of SiO₂ thickness and annealing time on the current conduction of the *p*-type layer with Ni/Au contacts. The influence of SiO₂ thickness and annealing time on the player current at 5 V bias has also been summarized in Fig. 3c. In the experiment, SiO₂ thickness was verified by the profile meter, and minor thickness variations from material deposition were considered to have no significant impact on our conclusions. Following thermal annealing, the SiO₂ protective layer was removed by HF vapor. The reference sample with the same Ni/Au contact did not suffer any thermal annealing for comparison with other samples.

Figure 3a reveals that under the same 4-h annealing conditions, as the SiO₂ protective layer thinned from 3500 to 600 nm, the behavior of the Ni/Au metal contacts gradually shifted from pure Ohmic to Schottky behavior. Simultaneously, the current in the p-type layer significantly decreased from 10.65 to 2.92 mA. Since the annealing time was the same for all samples, the diffusion of oxygen elements from SiO2 to the LED should be similar. Therefore, it proved that a thicker SiO₂ layer may be more effective in preventing oxygen intrusion from the air. However, in Fig. 3b, we observed that under the same SiO_2 thickness protection, the p-contact and p-type layer current conduction deteriorated with a longer annealing time, particularly beyond 4 h. The analysis suggested that even though a thicker SiO2 layer was beneficial in impeding oxygen diffusion from the air to the sample, it could not effectively prevent the penetration of oxygen elements from SiO₂ into the LED. With prolonged annealing time at 900 °C, oxygen diffusing from SiO₂ would oxidize the LED surface, impairing its conductivity and the performance of the metal contact. This also explains why, despite using a 3500 nm thick SiO₂ protective layer, as shown in Fig. 3a, the current in the annealed samples decreased compared to the reference samples without thermal annealing. To further demonstrate the analysis above, in Fig. 3d-f, we compared the atomic force microscopy (AFM) surface morphologies of samples with 3.5-µm SiO₂ protection and different annealing times (0, 4, and 8 h), measured by Bruker's Dimension Icon. Compared to the non-annealed reference sample, samples annealed for 4 and 8 h still maintained a relatively smooth surface overall, consistent with the information in the previous SEM images. However,




Fig. 3 Effect of thermal annealing on p**-layer currents. a** The p-layer current with various SiO₂ protection layer thicknesses annealed for 4 h. **b** The p-layer current with different annealing times with 1000 nm SiO₂ protection. **c** A summary of p-layer current at 5 V bias with various SiO₂ thicknesses and annealing times. 3D AFM surface image of (**d**) reference sample without thermal oxidization, **e** 4-h thermal oxidization with 3.5- μ m SiO₂ protection and SiO₂ removed by HF vapor, and **f** 8-h thermal oxidization with 3.5- μ m SiO₂ protection and SiO₂ removed by HF vapor

locally, we observed that the annealed samples exhibited numerous protrusions on the surface, and this phenomenon was slightly more pronounced in the sample annealed for 8 h (please see in Supplementary Material SM6). We believe this was due to oxygen diffusion from SiO_2 into the LED, resulting in its slight oxidation of the surface and a minor increase in surface roughness.

In summary, it was essential to carefully control the annealing time and increase the ${\rm SiO_2}$ protection thickness to reduce leakage current while maintaining reasonable operation voltage or device resistance.

Micro-LED array performance with different STO times

To explore the performance of micro-LEDs fabricated through the STO method, we designed four samples with STO durations of 2, 4, 8, and 12 h (referred to as devices A-D). The SiO₂ protective layer thickness used in the devices was 3.5 µm. Figure 4a displays the I-V curves of the investigated devices. The results indicated that, compared to device A with a 2-h annealing, device B, annealed for 4 h, exhibited lower reverse leakage current at -10 V, $2.1 \times 10^{-10} \text{ A}$ $(1.2 \times 10^{-6} \text{ A/cm}^2)$, suggesting that properly increased annealing time helped improve oxide insulation and reduce the leakage current. Leakage behavior in device A was also observed at low forward voltages (around 0-1 V), which raised following the voltage much more rapidly than in device B due to additional defect-related current paths. However, with the extended annealing time in devices C and D, the reverse leakage current increases again to 10^{-8} to 10^{-9} A at -10 V, indicating that 4 h was the preferred annealing time for controlling leakage current compared to other annealing times.

Figure 5 illustrates all existing leakage current paths, including LED bulk leakage, oxide/LED interface leakage, and oxide bulk leakage. It should be noted that due to the diode I-V behavior, both LED bulk leakage and oxide/ LED interface leakage significantly increased under forward voltage and LED emission. More current flowed through the defect regions under forward voltage, leading to significant non-radiative recombination and efficiency losses. It should be noted that the LED bulk defect is related to material epitaxy and is relatively independent of the fabrication process; therefore, it was not mainly considered in this work. As for the oxide bulk region, it was farther from the pixel, making it challenging for the current to spread to that area under forward voltage. It had high resistance (current $< 10^{-8}$ A at -10 V), generating only negligible leakage current and non-radiative recombination during LED emission. From the I-V characteristics, device A exhibited a significant increase in current at low forward voltages, a phenomenon widely observed in micro-LEDs with severe sidewall defects³⁷. Therefore, we suspected the oxide/LED interface leakage was considerable in device A and became a dominant factor for the leakage current. It also led to a more accelerated increase of the leakage current after a specific revere voltage (around -4 V). For devices C and D, unlike





Fig. 4 Micro-LED array performance with different STO times. a I–V characteristic, **b** wall-plug efficiency, **c** external quantum efficiency, **d** light output power, **e** spectrum FWHM, and **f** peak wavelength of devices A–D with 10- μ m pixels and STO for 2, 4, 8, and 12 h. 1 mA corresponds to the current density of 5.6 A cm⁻² for our micro-LED arrays



A, they exhibited a slower increase in leakage current at low forward voltages. We inferred that oxide/LED interface leakage in devices C and D was insignificant, and oxide bulk leakage was the main factor contributing to their reverse leakage. An oxidation time exceeding 4 h may lead to a decrease in the bulk insulation of the formed oxide, which aligned with the trend reported in ref. ³⁵, and explains why devices C and D had higher reverse leakage currents compared to device B.

Consistent with the previous analysis, devices A and B, annealed for 2 and 4 h, respectively, exhibited similar forward operating voltages. A 3.5-µm SiO2 layer assisted in blocking oxygen from the environment, and the diffusion of oxygen elements in SiO2 did not significantly affect device resistance when the annealing time was shorter than 4 h. However, after annealing for more than 4 h, even with sufficiently thick SiO₂, the device conductivity was greatly reduced. For annealing durations of 4, 8, and 12 h, the working voltage at 10 A/cm² increased from 2.9 V to 3.75 and 8.0 V. We believe that oxygen diffused from SiO₂ to the LED, thus leading to the surface oxidization, which was the primary reason for the device resistance increase. Based on the observed behavior, It was demonstrated that device B, with 4h of STO, exhibited the best performance with low-leakage current and device resistance.

This conclusion was further validated through the onwafer wall-plug efficiency (WPE) and external quantum efficiency (EQE) in Fig. 4b, c. For device A, the WPE and EQE peaks were observed at a higher current (1.53% at 10 mA) and (2.89% at 25 mA) compared to other devices, and the efficiency degradation was highly suppressed. This was a typical characteristic of high-leakage devices (LED bulk defect leakage and interface leakage) such as nanowire-LEDs and micro-LEDs^{38,39}. Leakage paths contributed to more Shockley–Read–Hall recombination, equivalent to an increase in the "A" value (Shockley–Read

recombination coefficient) in the internal quantum efficiency ABC model shown in Eq. 1, where other parameters include: " η " is the internal quantum efficiency, " $R_{\rm sp}$ " is the spontaneous emission rate, " $R_{\rm SRH}$ " is the Shockley–Read recombination rate, " $R_{\rm Auger}$ " is the Auger recombination rate, " $R_{\rm SRH}$ " is the radiative recombination coefficient, "C" is the Auger recombination coefficient, and " $R_{\rm Auger}$ " is the carrier concentration 40.

$$\eta(IQE) = \frac{R_{\rm sp}}{R_{\rm SRH} + R_{\rm sp} + R_{\rm Auger}} = \frac{Bn^2}{An + Bn^2 + Cn^3} \eqno(1)$$

According to this equation, compared to low-leakage devices with a smaller "A" value, the efficiency peak in high-leakage devices appeared at a higher current density, and the efficiency drop is less pronounced⁴¹. However, the overall efficiency of such devices was poor. The efficiency curve of device A was highly consistent with the above feature and corroborated with the leakage behavior in the I-V characteristics presented earlier. In contrast to other devices, device B exhibited the highest WPE and EQE (5.72% and 6.48% at 0.4 mA) due to its low-leakage current and appropriate operating voltage. WPE and EQE were expected to be further improved by device packaging, optimizing wafer epitaxy, and optimizing STO conditions. In contrast to devices A and B, devices C and D, although experiencing a significant growth in reverse leakage after extended annealing, did not exhibit a significant current value increase at efficiency peak. Consistent with our previous analysis, the reverse leakage of devices C and D primarily came from the oxide bulk path, which did not significantly impact device performance. However, as mentioned earlier, prolonged annealing led to oxygen diffusion from SiO₂ to the pixel, further resulting in surface oxidation. Therefore, the operating voltages and device resistance were higher for devices C and D. The WPE of devices C and D was only 3.04% at 0.6 mA and 1.20% at 1.3 mA, respectively. The large device resistance of devices C and D results in heat generation during device operation, which can also lead to the deterioration of EQE. Besides, as shown in Fig. 4d, the output power at 60 mA for devices A-D is 3.618, 4.787, 3.622, and 2.633 mW, respectively.

Furthermore, we measured the spectral full width at half maximum (FWHM) for devices A–D, as shown in Fig. 4e. Due to band-filling effects and heat generation, the FWHM of all devices increased with increasing current 42. At a current of 60 mA, the FWHM values for devices A–D were 40.7, 39.9, 42.6, and 48.2 nm. The noticeable increase in FWHM for devices C and D compared to devices A and B was attributed to higher device resistance and increased heat generation. Moreover, as shown in Fig. 4f, the peak wavelength for devices A–D gradually decreased with

increasing current due to carrier filling and polarization field screening ^{43,44}. However, we did not find significant evidence of wavelength variation with annealing time. The wavelength fluctuations between different devices due to the non-uniformity in epitaxial growth, but remained within a reasonable range. The similarity of wavelength across all four samples suggested that the quantum well structure was not significantly compromised under the protection of SiO₂, and indium inside the MQW did not diffuse extensively. In the realm of quantum well stability, the influence of SiO₂ remains ambiguous, prompting the need for continued and in-depth investigation in forthcoming research endeavors. The spectrum information of the measured devices can be found in Supplementary Material SM7.

Size dependence of Micro-LED array performance with 4-h STO

Furthermore, shown in Fig. 6a-d, we investigated the size dependence (50, 30, and 10 μm) of the I–V behavior, EQE, and spectral parameters for device B, which exhibited the highest efficiency among all sample annealed for various time. It was observed that smaller pixel arrays had slightly higher operating voltages at the same current, especially for the 10-µm micro-LED shown in Fig. 6a. We suspect some reasons about this phenomenon. First, it may be related to the HF vapor etching process. In larger pixel arrays, the material surface, after removing SiO₂ by HF vapor, may have fewer residues and a cleaner surface. More reaction residues may lead to a higher operation voltage of the 10-µm device. Additionally, since the thermal oxidation process was isotropic, oxygen penetrated not only vertically but also laterally. Since the total pixel area was the same for all micro-arrays, smaller pixel arrays had relatively larger "side-surface" areas, indicating that more relative regions were exposed to the laterally diffused oxygen. This may also lead to an increase in operating voltage. Besides, the found cracks at the device edge may block carrier injection and worsen the device resistance. Under reverse bias, all devices exhibited stable and low-leakage current of about $1 \times 10^{-6} \,\text{A/cm}^2$ at $-10\,\mathrm{V}$, as shown in Fig. 6b. Compared to micro-LEDs reported in other studies that utilized conventional plasma etching and dielectric passivation processes, this leakage current was at a relatively low level⁴⁵. In conventional plasma-etched micro-LEDs, as the size decreases, leakage current rapidly increases due to sidewall defects caused by the plasma. However, with pixel definition using the STO method, the leakage current for the 10 µm array only increased slightly compared to the 30and 50-µm arrays, indicating that the size effect on leakage current was suppressed.

Nevertheless, at 0.4 mA, on-wafer EQE decreased gradually from 8.02% to 7.79% and 6.48% as the pixel size




Fig. 6 Size dependence of micro-LED array performance. a I–V characteristic at forward bias, **b** I–V characteristic in log scale, **c** external quantum efficiency, and **d** spectrum FWHM of devices with 10-, 30-, and 50-μm pixels for 4-h STO. Note: 1 mA corresponds to the current density of 5.6 A cm⁻² for our micro-LED arrays

changed from 50 to 30 and 10 µm, as shown in Fig. 6c. We believe that the efficiency degradation of smaller-sized devices was related to the leakage current and large resistance of the device. The latter led to a higher heat generation and junction temperature. Due to Auger recombination and carrier overflow, all devices exhibited similar efficiency droop at higher currents 46,47. Further investigation of underlying mechanisms and process optimization, such as ambient control, annealing time, and subsequent fabrication processes, are necessary to enhance micro-LED efficiency, especially for small-sized devices. Finally, we measured the FWHM of the emission spectra shown in Fig. 6d. All devices exhibited similar FWHM. Compared to the 10 µm pixel device (41.3 nm), the 30 and 50 µm pixel devices had slightly lower FWHM at 80 mA (40.6 and 40.8 nm), possibly due to lower device resistance and less heat generation. All output power curves and spectrum information of the measured devices can be found in Supplementary Materials SM7 and SM8.

Discussion

In conclusion, we have demonstrated pixel definition for micro-LEDs using an STO method without plasma

damage and dielectric passivation. SiO2 thickness and annealing time were considered crucial factors in achieving excellent selectivity between oxidized and unoxidized regions. The oxidized regions exhibited satisfactory oxide insulation properties, while the unoxidized regions maintained their original structure and functionality, resisting the effects of thermal oxidation. This high contrast was crucial for achieving high-performance and small-sized micro-LEDs through STO. Through a series of studies, 10-µm pixel green micro-LED arrays with an on-wafer EQE of 6.48% have been realized using the STO method. Notably, the leakage current density was only slightly size-dependent and highly suppressed to $1.2 \times 10^{-6} \text{ A/cm}^2$ at -10 V in our 10 µm pixel array. Besides, the limited lateral oxygen diffusion (around 300 nm) beneath the SiO₂ protection layer after 4h annealing offered prospects for further reducing micro-LED dimensions. In order to achieve more applications based on micro-LEDs, such as tiny micro-displays for AR/VR, the size of micro-LEDs should be reduced to as small as 2 micrometers. In Supplementary Material SM9, we did preliminary demonstrations of the STO approach on 2.3-µm micro-LED pixilation. However, experiment conditions still need significant optimization to control oxidation

and cracks to improve device performance. Besides, we have proposed some design strategies in Supplementary Material SM10 that could serve as references for the future fabrication of ultra-small micro-LEDs using the STO method. The achievable minimum pixel linewidth may be as small as 0.6 µm if considering a lateral oxidation distance of 300 nm. Furthermore, the main purpose of fabricating micro-LED arrays in this study is to measure the average performance of pixels. The same approach can be directly applied to individual micro-LED fabrication. The process flow is detailed in Supplementary Material SM11. Individual micro-LEDs fabricated through the STO method can be applied for display purposes through subsequent mass transfer processes such as stamp transfer and laser induced forward transfer. While further process optimization and a deeper understanding of the mechanisms involved are urgently needed to enhance micro-LED efficiency using STO manufacturing, we believe this research will provide valuable guidance for the future fabrication of micro-LEDs without ion and plasma damage. The physical mechanisms and device fabrication methods involved also promise to extend to other III-nitride electronic and optoelectronic devices in the future.

Methods

The LED wafers were annealed in ambient air in the tube furnace OTF-1200X. DEKTAK XT profile meter was used to verify the ${\rm SiO_2}$ thickness. AFM surface morphologies were measured by Bruker's Dimension Icon. SEM and CL images were collected by the Zeiss Merlin system. TEM images were measured by a Cs probe corrected microscope system from Thermo Fisher Scientific. Micro-LED I–V electrical performance was measured by the Keithley 4200 probe station system. Micro-LED optical performance was characterized by EVERFINE integration sphere system.

Acknowledgements

The authors would like to acknowledge the support of KAUST Baseline Fund BAS/1/1664-01-01, KAUST Competitive Research Grants URF/1/3437-01-01, URF/1/3771-01-01, KAUST Near-term Grand Challenge Fund REI/1/4999-01-01, and KAUST Impact Acceleration Fund REI/1/5124-01-01.

Author contributions

Z. Liu contributed to project conceptualization, methodology, and validation. Y. Lu, H. Cao, and T. Liu contributed to the material and device characterization. X. Li supervised and initiated the project. All authors significantly contributed to the data analysis, scientific discussion, and manuscript edition.

Conflict of interest

The authors declare no competing interests.

Supplementary information The online version contains supplementary material available at https://doi.org/10.1038/s41377-024-01465-7.

Received: 1 November 2023 Revised: 31 March 2024 Accepted: 24 April 2024

Published online: 24 May 2024

References

- Anwar, A. R. et al. Recent progress in micro-LED-based display technologies. Laser Photonics Rev. 16, 2100427 (2022).
- Miao, W. C. et al. Modified distributed Bragg reflectors for color stability in InGaN red micro-LEDs. Nanomaterials 13, 661 (2023).
- Wang, Z. et al. Red, green and blue InGaN micro-LEDs for display application: temperature and current density effects. Opt. Express 30, 36403–36413 (2022).
- Zhanghu, M. Y. et al. Ultra-bright green InGaN micro-LEDs with brightness over 10 M nits. Opt. Express 30, 10119–10125 (2022).
- Kim, D. H. et al. Combined effects of V pits and chip size on the electrical and optical properties of green InGaN-based light-emitting diodes. J. Alloys Compd. 796, 146–152 (2019).
- Chen, S. W. H. et al. High-bandwidth green semipolar (20-21) InGaN/GaN micro light-emitting diodes for visible light communication. ACS Photonics 7, 2228–2235 (2020).
- Huang, Y. M. et al. High-efficiency InGaN red micro-LEDs for visible light communication. *Photonics Res.* 10, 1978–1986 (2022).
- Lee, I. H. et al. Degradation by sidewall recombination centers in GaN blue micro-LEDs at diameters <30 μm. J. Alloys Compd. 921, 166072 (2022).
- Smith, J. M. et al. Comparison of size-dependent characteristics of blue and green InGaN microLEDs down to 1 μm in diameter. Appl. Phys. Lett. 116, 071102 (2020).
- Yu, L. M. et al. Ultra-small size (1–20 μm) blue and green micro-LEDs fabricated by laser direct writing lithography. Appl. Phys. Lett. 121, 042106 (2022).
- Park, J. et al. Electrically driven mid-submicrometre pixelation of InGaN microlight-emitting diode displays for augmented-reality glasses. Nat. Photonics 15, 449–455 (2021).
- Miao, W. C. et al. Microdisplays: mini-LED, micro-OLED, and micro-LED. Adv. Opt. Mater. 12, 2300112 (2024).
- Ley, R. T. et al. Revealing the importance of light extraction efficiency in InGaN/ GaN microLEDs via chemical treatment and dielectric passivation. Appl. Phys. Lett. 116, 251104 (2020).
- Park, J. H. et al. Impact of sidewall conditions on internal quantum efficiency and light extraction efficiency of micro-LEDs. Adv. Opt. Mater. 11, 2203128 (2023).
- Son, K. R. et al. Investigation of sidewall passivation mechanism of InGaNbased blue microscale light-emitting diodes. Appl. Surf. Sci. 584, 152612 (2022).
- Wong, M. S. et al. High efficiency of Ill-nitride micro-light-emitting diodes by sidewall passivation using atomic layer deposition. Opt. Express 26, 21324–21331 (2018).
- Lai, S. Q. et al. Improved modulation bandwidth of blue mini-LEDs by atomiclayer deposition sidewall passivation. *IEEE Trans. Electron Devices* 69, 4936–4943 (2022).
- Chen, D. B. et al. Improved electro-optical and photoelectric performance of GaN-based micro-LEDs with an atomic layer deposited AIN passivation layer. Opt. Express 29, 36559–36566 (2021).
- Tian, P. F. et al. Size-dependent efficiency and efficiency droop of blue InGaN micro-light emitting diodes. Appl. Phys. Lett. 101, 231110 (2012).
- Yang, Y. & Cao, X. A. Removing plasma-induced sidewall damage in GaNbased light-emitting diodes by annealing and wet chemical treatments. J. Vac. Sci. Technol. B 27, 2337–2341 (2009).
- Huang, S. C. et al. Superior characteristics of microscale light emitting diodes through tightly lateral oxide-confined scheme. Appl. Phys. Lett. 110, 021108 (2012)
- Hang, S. et al. Artificially formed resistive ITO/p-GaN junction to suppress the current spreading and decrease the surface recombination for GaN-based micro-light emitting diodes. Opt. Express 29, 31201–31211 (2021).
- Zhang, M. Y. et al. A buried high k insulator for suppressing the surface recombination for GaN-based micro-light-emitting diodes. IEEE Trans. Electron Devices 69, 3213–3216 (2022).
- Kirilenko, P. et al. InGaN-based green micro-LED efficiency enhancement by hydrogen passivation of the p-GaN sidewall. Appl. Phys. Express 15, 084003 (2022).
- Roccaforte, F. et al. Electrical behavior of AlGaN/GaN heterostuctures upon high-temperature selective oxidation. J. Appl. Phys. 106, 023703 (2009).
- Roccaforte, F. et al. Two-dimensional electron gas insulation by local surface thin thermal oxidation in AlGaN/GaN heterostructures. Appl. Phys. Lett. 92, 252101 (2008).

- Oshima, T. et al. Formation of semi-insulating layers on semiconducting β-Ga₂O₃ single crystals by thermal oxidation. *Jpn. J. Appl. Phys.* 52, 051101 (2013).
- Queren, D. et al. Quality and thermal stability of thin InGaN films. J. Cryst. Growth 311, 2933–2936 (2009).
- Chuo, C. C., Lee, C. M. & Chyi, J. I. Interdiffusion of In and Ga in InGaN/GaN multiple quantum wells. Appl. Phys. Lett. 78, 314–316 (2001).
- Wolter, S. D. et al. X-ray photoelectron spectroscopy and X-ray diffraction study of the thermal oxide on gallium nitride. *Appl. Phys. Lett.* 70, 2156–2158 (1997)
- Yang, W. S. & Kang, S. W. Comparative study on chemical stability of dielectric oxide films under HF wet and vapor etching for radiofrequency microelectromechanical system application. *Thin Solid Films* **500**, 231–236 (2006).
- Liu, Z. Y. et al. Effect of the AlN strain compensation layer on InGaN quantum well red-light-emitting diodes beyond epitaxy. Opt. Lett. 47, 6229–6232 (2022).
- Lu, Y. et al. Thermal mismatch engineering induced freestanding and ultrathin Ga₂O₃ membrane for vertical electronics. *Mater. Today Phys.* 36, 101181 (2023).
- Wang, J. J. et al. High sensitivity Ga₂O₃ ultraviolet photodetector by one-step thermal oxidation of p-GaN films. *Mater. Sci. Semicond. Process.* 159, 107372 (2023).
- Pearton, S. J. et al. Oxygen diffusion into SiO₂-capped GaN during annealing. Appl. Phys. Lett. 75, 2939–2941 (1999).
- Islam, A. B. M. H. et al. Generation of sidewall defects in InGaN/GaN blue micro-LEDs under forward-current stress. Appl. Phys. Lett. 121, 013501 (2022).

- Janjua, B. et al. Droop-free Al_xGa_{1-x}N/Al_yGa_{1-y}N quantum-disks-in-nanowires ultraviolet LED emitting at 337 nm on metal/silicon substrates. Opt. Express 25, 1381–1390 (2017).
- Kou, J. Q. et al. Impact of the surface recombination on InGaN/GaN-based blue micro-light emitting diodes. Opt. Express 27, A643–A653 (2019).
- Der Maur, M. A. et al. Efficiency drop in green InGaN/GaN light emitting diodes: the role of random alloy fluctuations. *Phys. Rev. Lett.* 116, 027401 (2016).
- 41. Lin, Y. et al. Spatially resolved study of quantum efficiency droop in InGaN light-emitting diodes. *Appl. Phys. Lett.* **101**, 252103 (2012).
- Zhuang, Z. et al. 606-nm InGaN amber micro-light-emitting diodes with an on-wafer external quantum efficiency of 0.56%. IEEE Electron Device Lett. 42, 1029–1032 (2021).
- Peng, L. Y. et al. Achieving homogeneity of InGaN/GaN quantum well by well/ barrier interface treatment. Appl. Surf. Sci. 505, 144283 (2020).
- Yang, Y., Cao, X. A. & Yan, C. H. Investigation of the nonthermal mechanism of efficiency rolloff in InGaN light-emitting diodes. *IEEE Trans. Electron Devices* 55, 1771–1775 (2008).
- 45. Chen, P. W. et al. On the mechanism of carrier recombination in downsized blue micro-LEDs. *Sci. Rep.* **11**, 22788 (2021).
- Shen, Y. C. et al. Auger recombination in InGaN measured by photoluminescence. Appl. Phys. Lett. 91, 141101 (2007).
- Meng, X. et al. Study on efficiency droop in InGaN/GaN light-emitting diodes based on differential carrier lifetime analysis. *Appl. Phys. Lett.* **108**, 013501 (2016).