### GEZEL USER MANUAL GEZEL LANGUAGE REFERENCE

29/01/2008

### **GEZEL User Manual**

### From Gezel2

The Gezel User Manual (GUM) contains 9 chapters

- GEZEL Overview summarizes what GEZEL is about, and presents a taste of the GEZEL modeling language.
- GEZEL Datapath Design explains how to model datapaths, and how cycle-true code is developed using signals and registers.
- GEZEL Controller Design explains the various options for the design of datapath controllers.
- GEZEL Standalone Simulation goes into the details of GEZEL simulation, and explains the various options for tracing and debugging.
- GEZEL Instruction-set Cosimulation explains how GEZEL is used in cosimulation.
- GEZEL SystemC Cosimulation discusses the integration of GEZEL into a SystemC simulation.
- GEZEL Java Cosimulation gives an overview of existing GEZEL library blocks (such as RAM cells), and also explains how you can create your own.
- GEZEL Library Blocks explains how you can add your own Library blocks to GEZEL, and how to convert those into dynamically-linked libraries that can be linked into the GEZEL simulator.
- GEZEL Installation explains how to download, configure and compile GEZEL. This includes the GEZEL kernel as well as various cosimulators that are included in the release.

The reader should have some familiarity with the following concepts:

- The reader must be familiar with basic hardware design concepts: registers and signals, gates, logic functions, digital arithmetic, and design of combinatorial and sequential logic. The reader must also have familiarity with the concept of logic simulation.
- In order to use the cosimulator, the reader must be familiar with the C programming language and with C compilation and linking.
- To customize GEZEL, the reader must be familiar with the C++ programming language. If changes to the syntax must be done, familiarity with flex and/or bison are required.

### **Authors**

- Patrick Schaumont, Virginia Tech
- Doris Ching, UCLA
- Herwin Chan, UCLA
- Jørgen Steensgaard-Madsen, DTU (retired)
- Andreas Vad-Lorentzen, DTU
- Eric Simpson, Virginia Tech

### Acknowledgements

Much of what GEZEL is today was defined by the users of the tool. We would like to acknowledge the contributions of the following people (alphabetically), for their early adoption of the tool, their feedback on the tool, their contributions to the tool and their comments on the manual.

- Alessandro Traficante, Politecnico di Milano
- Sara Bocchio, ST
- David Hwang, UCLA
- Bocheng Lai, UCLA
- Per Larsen, DTU
- Jan Madsen, DTU

- Bjarne Mathiesen, DTU
- Yusuke Matsuoka, Renesas Technology Corp
- Wei Qin, Boston University
- Kazuo Sakiyama, KUL
- Peter Verner Bojsen Sørensen, DTU
- Students of the Spring 2003 EE201A class at UCLA
- Students of the Spring 2005 02130 class at DTU
- Oreste Villa, Politecnico di Milano
- Ingrid Verbauwhede, UCLA and KUL
- Shenglin Yang, UCLA

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_User\_Manual"

■ This page was last modified 17:28, 17 December 2006.

### **GEZEL Overview**

### From Gezel2


### Overview

GEZEL is a language and open environment (LGPL) for exploration, simulation and implementation of domain-specific micro-architectures. GEZEL can help with the design of multiprocessor networks and embedded hardware. It has also been used as a teaching tool in class projects on VLSI architecture design. Highlights of the environment are as follows:

- A specialized language, called GEZEL, allows compact representation of the micro-architecture of domain-specific processors. GEZEL uses cycle-true semantics with dedicated modeling of control structures (FSMD).
- The simulation environment is scripted for fast edit-load-simulate cycles.

The simulation back-end is an open C++ library that enables easy integration of GEZEL into different host environments. \* Cosimulation interfaces are available to several instruction-set simulators as well as to SystemC and Java.

- GEZEL can be customized with user-supplied custom library blocks in C++. Those blocks can be provided as dynamic libraries, those providing an excellent basis for exchange of intellectual-property simulation models.
- A design in the GEZEL language can be automatically translated to synthesizable code. In addition, extra support for stimuli capture is available so that GEZEL simulations can be 'replayed' on the hardware models.
- As a standalone environment, it works as a hardware exploration environment. When linked with an instruction-set simulator, it becomes a co-design environment.



A typical application of GEZEL would be the design of a coprocessor. In this application, one writes GEZEL code for the hardware coprocessor, and evaluates the performance of the design in the intended target architecture using cosimulation. The simulation is cycle-true but, because of the cosimulation technology, many times faster than a similar system model in (V)HDL.


GEZEL has also been used in multiprocessor simulations to connect several heterogeneous cores with a network-on-chip. VHDL code generated out of GEZEL has been mapped onto FPGA as well as onto ASIC.

In this manual, GEZEL features are discussed from a user-perspective. There is also a Language Reference Manual (LRM) where a more formal treatment of the GEZEL language and semantics is given.

## The FSMD Model of Computation

The GEZEL language models hardware according to the semantics of a finite-state-machine with a datapath (FSMD). This section explains the FSMD model of computation. FSMD modeling will be covered later.

A model of computation helps to support a particular design style, by providing simulation semantics to a program. The model of computation of a C program is that of a procedural, sequentially executed language. The model of computation used for GEZEL is hardware-oriented, and is called FSMD (Finite State Machine with Datapath).



This figure illustrates that GEZEL designs contain of a set of modules connected by wires. A module can be an FSMD or else a library block. An FSMD is expressed in the GEZEL language using FSMD semantics. A library block on the other hand is a build-in simulation primitive provided by the GEZEL simulator. Memory cells and cosimulation interfaces are examples of library blocks. An FSMD is a cycle-true model of a datapath with a controller. The datapath contains registers and hardware operators, and the controller sequences operations in the datapath.

Consider first a cycle-true simulation of a hardware module with only registers and operators and no controller, i.e. a fully hardwired datapath. Each register in the module is simulated in terms of two values, one being the next-state value, at the register input, and the other being the state value, at the register output. A cycle-true hardware simulation algorithm takes two simulation phases per clock cycle. During the first phase, the next-state of the registers as well as the outputs of the datapath are evaluated based on the state of the registers as well as the inputs to the datapath.

```
next_state = f1(state, inputs)
output = f2(state, inputs)
```

During the second phase, the newly obtained next-state values are copied into the state values so that the simulation of the next clock cycle can begin.

```
state = next_state
```

A digital cycle-true simulator executes these two phases in an alternating fashion. The behavior of the module therefore is completely defined by the functions f1 and f2. They specify a finite state machine (FSM). Depending on the exact form of f2, one distinguishes a Moore-type FSM and a Mealy-type FSM. In a Moore FSM, the output value is only dependent on the previous-state, not on the current input.


An FSMD is a refined form of the above model that makes a distinction between two kinds of state in the hardware module. The first is called control-state, and the other is called datapath-state. Control-state represents the storage to work with control steps. Many algorithms, when mapped into digital hardware, decompose in a sequence of control steps. Datapath-state on the other hand holds data values required to evaluate the actual expressions of the algorithm.

The next-state function f1 can be decomposed into a f1d to evaluate datapath state and a f1c to evaluate the control state. The datapath state machine uses the control step to implement instructions. The control state machine uses datapath state to implement conditional control steps. Thus, both state machines are cross-coupled. The first phase of the cycle simulation algorithm now becomes:

```
next_data_state = fld(data_state, control_state, inputs)
next_control_state = flc(data_state, control_state)
data_output = f2(data_state, control_state, inputs)
```

The second phase of the cycle simulation algorithm now becomes:

```
data_state = next_data_state
control_state = next_control_state
```



A graphical representation of these equations shows that an FSMD consists of two cross-coupled finite state machines, one playing the role of controller, and the other playing the role of datapath. Information exchange between the two includes conditions (going from the datapath to the controller) and instructions (going from the controller to the datapath).

An FSMD offers important advantages over the basic FSM model when it comes to convenient modeling and mapping of algorithms.

- The explicit distinction of control and datapath state is something that a designer already does naturally. At the highest level, datapath state is naturally present in the state variables of an algorithm. Control state is introduced as a consequence of mapping the algorithm execution onto a time axis of clock cycles.
- A datapath and a controller have different modeling concepts. Datapaths are created by composition of expressions to make calculations. These expressions look like the ones from the C programming language. Controllers on the other hand are created by composition of state transition graphs.

A datapath and a controller have different logic implementation styles. Datapaths are regular, and can be created hierarchically as a composition of smaller elements. Controllers are irregular, and harder to create hierarchically.

An excellent reference on the underlying principles of FSMD modeling can be found in Chapters 10 to 14 of the digital system book by Davio. Unfortunately this reference is out of print. A more recent, also excellent reference are Chapters 1-5 from the digital design book by Frank Vahid. In addition, also SpecC supports FSMD modeling.

- Davio, Deschamps, Thayse, "Digital Systems with Algorithm Implementation,?? Wiley and Sons, 1983.
- Vahid, "Digital Design," John Wiley and Sons Publishers, 2006.
- Doemer, Gerstlauer, Gajski, "SpecC Language Reference Manual v 2.0,?? 2002.


The relation between controllers and datapaths in GEZEL will be elaborated further in GEZEL Controller Design. The next subsection presents a small example on the mapping of an algorithm into the FSMD model. The GEZEL syntax is introduced as well.

## The Euclid Algorithm

In this section, a simple processor that evaluates the greatest common divisor (GCD) using Euclid's algorithm will be modeled into GEZEL modeling and simulation. The particular variant used here is the version defined by Silver and Tersion (1962). This processor determines the GCD of two numbers M and N as follows.

- If M and N are even, then GCD(M,N) = 2 \* (GCD(M/2, N/2))
- If M is even and N is odd, then GCD(M,N) = (GCD(M/2, N))
- If M is odd and N is even, then GCD(M,N) = (GCD(M, N/2))
- If M and N are odd, then, assuming M > N, GCD(M,N) = (GCD(M-N, N))

GEZEL models are written at the register-transfer (RT) level of abstraction. An example of such a model that evaluates the GCD algorithm is shown in Figure 1.4. The datapath holds three registers. Two of them, M and N, hold the values of M and N in the GCD algorithm. Each clock cycle, M and N are subtracted, shifted right, or unchanged. This is determined by the control step of the Euclid algorithm. An FSM controller is used to express conditional sequencing.



GEZEL allows a description close to Figure 1.4. The program in Listing 1 shows a processor that evaluates the GCD with one iteration per cycle. The processor has a data processing part (dp) and a control part (fsm). It also has a test-bench that generates two test values. The test-bench is connected to the processor in the system interconnect description.

The datapath description is in lines 1—20. This datapath has two 16-bit input ports m\_in and n\_in, and one 16-bit output port gcd. In contrast to Figure 1.4a, this is not a structural description. The datapath consists of a number of signal flow graphs, indicated with sfg. An sfg expresses a single clock cycle of behavior on the datapath. You can think of an sfg as an instruction that can be executed by the datapath. The signal flow graphs collect expressions that operate on the datapath registers, created in lines 3—6.

The controller is shown in lines 22—32. This is a finite state machine description that has three states, one of which is the

initial state. Line 25 shows an unconditional state transition, starting at state s0 and ending at state s1. During this state transition, the datapath will execute sfg init and outidle. A conditional state transition is expressed using if-then-else logic, such as shown in lines 26—30. A GEZEL Program to evaluate greatest common divisor (GCD)

```
dp euclid(in m_in, n_in : ns(16);
        out gcd : ns(16))
                         : ns(16);
 req m, n
 rea done
                         : ns(1);
 reg factor
                         : ns(16);
   sfg shiftm \{ m = m >> 1; \}
   sfg shiftn { n = n >> 1; }
sfg reduce { m = (m >= n) ? m - n : m;
                n = (n > m) ? n - m : n; }
   sfg shiftf { factor = factor + 1; }
   sfg outidle { gcd = 0; }
   sfg complete{ gcd = ((m > n) ? m : n) << factor;}
                 $display("cycle=", $cycle, " gcd=", gcd); }
fsm euclid ctl(euclid) {
 initial s0;
  state s1, s2;
  @s0 (init, outidle) -> s1;
  @s1 if (done)
                                                               -> s2;
                              then (complete)
      else if (m[0] \& n[0]) then (reduce, outidle, flags) -> s1;
      else if ( m[0] & \sim n[0]) then (shiftn, outidle, flags) -> s1; else if (\sim m[0] & n[0]) then (shiftm, outidle, flags) -> s1;
                              else (shiftn, shiftm,
                                    shiftf, outidle, flags) -> s1;
  @s2 (outidle) -> s2;
dp test_euclid(out m, n : ns(16)) {
 sfg run {
   m = 2322;
    n = 654;
hardwired h_test_euclid(test_euclid) {run; }
dp euclid_sys {
   sig m, n, gcd : ns(16);
   use euclid(m, n, gcd);
   use test_euclid(m, n);
system S {
  euclid_sys;
```

The test-bench for the GCD processor is shown in lines 34—50. We will apply the constant values 2332 and 654 as test values. This GEZEL description can be simulated with the fdlsim simulation tool. To simulate 25 cycles from this description, execute the command line

```
>fdlsim euclid.fdl 25
cycle=0 m=912 n=28e
cycle=22 gcd=6
```

The simulator reports that the GCD of the two test values is 6, and that this value is obtained at cycle 22 of the simulation. This line is printed using a simulation directive as shown on line 17 of Listing 1.

An interesting feature of GEZEL is that it does not require a compilation phase. When the simulator starts, it will parse in the GEZEL description and immediately start the simulation. This way the design and evaluation of hardware models becomes interactive. The GEZEL parser generates error messages immediately when it encounters an error. For example, when line 12 of Listing 1 contains 'sff reduce' then the following error message appears:

```
>fdlsim euclid.fdl 25

*** (line 13) Syntax Error
(9)    sfg flags { done = ((m == 0) | (n == 0)); }
(10)    sfg shiftm { m = m >> 1; }
(11)    sfg shiftn { n = n >> 1; }
(12) >>> sff reduce { m = (m >= n) ? m - n : m;
Failed to parse euclid.fdl
```

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Overview"

■ This page was last modified 17:21, 13 July 2007.

## **GEZEL Datapath Design**

### From Gezel2

Datapaths are the basic building blocks in GEZEL, similar to a module in Verilog or an entity in VHDL. First, the essential datapath elements are considered: registers and signals, and expressions. Then datapath definitions are introduced that can embed these expressions. Finally, the different methods of datapath composition are discussed, either by creating interconnections between ports, or else by structural hierarchy: encapsulating one datapath into another one.

### **Contents**

- 1 Registers and Signals
- 2 Expressions
- 3 Signal flow graphs
- 4 Named signal flow graphs
- 5 Datapath modules
- 6 Structural Hierarchy
- 7 Datapath cloning

# **Registers and Signals**

GEZEL models synchronous, single-clock designs. Yet, a clock signal is not present in GEZEL language, it is implicit in the design description. By looking at a GEZEL program, you can say precisely how it will behave as a clock-cycle true description. You can do this by looking at the kind of variables it uses in calculations. GEZEL has two kinds of variables: signals and registers.

A signal can hold a value within a single clock cycle. It has the same meaning as a wire in an actual implementation. A signal also has a name and a type and is created with the sig keyword. For example, a signal with name v12 and type ns(12) is created as follows.

```
sig v12 : ns(12);
```

This type ns(12) stands for a 12-bit unsigned number. Signal v12 can hold values from 0 to 4095. When you force this signal to hold values outside of this range, precision loss will occur. This will be discussed in Section 2.2, "Expressions,?? on page 10. There is one other type available for values, called tc(n). This type represents arbitrary-length signed numbers with two's complement representation. For example, to create the equivalent of a C integer on a 32-bit machine, use the following definition.

```
sig aCinteger : tc(32);
```

Registers are used to store values over multiple clock cycles. In contrast to signals, register variables have two values: a current-value and a next-value. The current-value is the value available at the output of a register, so it is the value obtained when reading from the register. The next-value is the value at the input of the register, so it is the value that is being written into the register. A register is created in the same way as a signal but uses the reg keyword. A 16-bit unsigned register for example is created as

reg r : ns(16);

The register lies at the basis of clock-cycle-true behavior. There are implicit simulation semantics tied to the register. At the start of each clock cycle, the next-value (of the previous clock cycle) is copied into the current-value (of the current clock cycle). In between clock edges, the next-value is updated based on the current-value, constants and inputs. This way, it is possible to create clock-cycle true descriptions without mentioning the clock explicitly. The initial value of a register is zero (0), while the initial value of a signal is undefined.

## **Expressions**

Expressions enable calculations with signals and registers. Expressions are formed using operators that reference the names of signals and registers. For example, an addition of two signals b and c into signal a looks like

-----

a = b + c;

When a has insufficient precision to hold all possible combinations of the sum b + c, precision loss can occur. For example, assume the following types for a, b and c:

sig a, b, c : ns (8);

Clearly, when b + c is bigger than 256, the result cannot be stored in a. GEZEL will throw out bits at the most-significant side of the result (overflow). If b + c is 260, then the resulting value in a will be 4 (260 = 256 + 4). In some expressions, intermediate values will occur. In the above expression, b + c is such an intermediate value. A more obvious example is

a = ((b+b) + (c+c));

Here, brackets are used to indicate the order in which this expression is to be evaluated. First, the sums b+b and c+c are obtained. These two intermediate values are combined and assigned to a. Intermediate values need a type, too. GEZEL uses a default type rule to choose the type of intermediate results. This is rule consists of two parts: (a) the result of an operation is the maximum wordlength of the operands and (b) if any of the operands is signed, then the result will be signed as well. There are exceptions to this rule which will be indicated later.

Expressions combine signals and registers with operators. Operators have a precedence, a preferred order of evaluation. For example, in an expression such as

a = b \* b + c \* c;

the multiplications (\*) will be performed before the additions (+), because multiplication has a higher precedence than addition. Precedence rules can be modified by using round brackets. The following bullets introduce the different operators that can be used in expressions, starting at the ones with low precedence and going up to high-precedence operations.

#### Assignment and Selection

The assignment operation updates the value of a signal or register. The selection operation conditionally extracts the value of a signal or register.

a = The assignment operations assigns the value of epxression into a. At the moment of assignment, the value of expression; of expression is casted in a (cfr the casting operation).

b '	7 c · d	The selection operation implements choice. The value of b is evaluated. When it is nonzero, the expression evaluates to c. When it is zero, the result is d.
		expression evaluates to c. when it is zero, the result is d.

#### Bitwise Logical Operations

Bitwise logical operations combine two bitpatterns into a new bitpattern. The bits at corresponding indices are combined using a single-bit logical operations. The logical operations are Inclusive Or, Exclusive Or, and And.

blc	The bit pattern in b is IOR-ed with the bit pattern in c.	
b ^ c	The bit pattern in b is XOR-ed with the bit pattern in c.	
b & c	The bit pattern in b is AND-ed with the bit pattern in c.	
~ b	The bit pattern in b is inverted (This operation has higher precedence than all two-operand operations).	

#### Comparison Operations

Comparison operations compare the value of two expressions and yield a true-or-false result. The value true or false is represented as a 1-bit unsigned number (ns(1)), with 1 indicating true, and 0 indicating false.

a == b	True if the value of a is equal to the value of b.
a != b	True if the value of a is different from the value of b.
a < b	True if the value of a is smaller than the value of b.
a > b	True if the value of a is bigger than the value of b.
a <= b	True if the value of a is smaller than or equal to the value of b.
a >= b	True if the value of a is bigger than or equal to the value of b.

#### **■** Arithmetic Operations

Arithmetic Operations do calculations on all of the bits of a signal or register, treated as an unsigned number or else a two's complement signed number.

a << b	a is shifted left over b positions. The wordlength of the result is equal to the wordlength of a plus 2-to-the-power (wordlength of b).	
a >> b	a is shifted right over b positions. The wordlength and the sign of the result are equal to that of a (arithmetic shift).	
a + b	a is added to b.	
a - b	b is subtracted from a.	
a * b	a and b are multiplied.	
a % b	modulo: the remainer of the division of a by b. The sign of the divisor is ignored. The result is always positive.	
a # b	b)	
- a	Negate the value in a (this operation has higher precedence than all two-operand operations).	

#### **■ Cast Operation**

A cast operation converts the value of a signal into one with another type. This way, it is possible to convert for example a 5-bit unsigned number into a 6-bit signed number. When the target type has enough bits, no precision will be lost. For two's complement signed numbers, a concept called sign extension is applicable. Sign extension preserves the sign of a two's complement number when the wordlength increases. When the target type has insufficient bits, some precision can be lost. Bits are chopped off at the most-significant side. The resulting bitpattern is interpreted as a signed/unsigned number of the targeted wordlength.

For example, if a is ns(8) and holds the value 7, and b is tc(4), then

```
b = (tc(3)) a;
```

will leave the binary pattern 0b1111 in b, which is interpreted as -1.

(typespec) expr | Converts the type of expr to typespec.

### Unary Operations

A unary operation has a single operand. There is a bitwise NOT operator and a negation operation, see 'Bitwise Operations' and 'Arithmetic Operations'.

### Bit Selection Operation

A bit selection operation extracts part of a bitpattern in a word. There is a single-bit format as well as a bitvector format.

Haini	Returns bit n from a as a ns(1) number. n has to be a positive constant. If n is bigger than the wordlength of a, 0 is returned.
a[m:n]	Return bitvector from bit m to bit n (n $\ge$ m) from a as a ns(n-m+1) number. n and m have to be positive constants. If a bit index goes out of the wordlength range of a, 0 is returned for that bit.

#### ■ Lookup Table Operation

A Lookup Table Operation offers access to a constant array, which is defined earlier in the code. The lookup table content needs to be defined first, after which it can be accessed using a lookup table operation. A Lookup Table definition is done by enumerating all the elements in the lookup table in a comma separated list as follows:

```
lookup a : ns(8) = {15, 22, 36, 0x4f};
```

This defines a lookup table a which holds elements of type ns(8). The table holds 4 elements. The element at index position 0 is 15 and the element at index position 3 is 0x4f (79).

The lookup table access operation simply access the array using the index in between round brackets. For example, to access the third element of a, one would use

```
a(2)
```

## Signal flow graphs

The cycle-true execution model of GEZEL expresses concurrency by allowing multiple expressions to be evaluated in the same clock cycle. A set of expressions that execute together in the same clock cycle are grouped together in a signal flowgraph.

Consider the design of a Viterbi Butterfly operation (a well-known operation in convolutional decoding). This operation processes tuples of data according to an operation called add-compare-select

```
y1 = min( d1 + a, d2 - a )
y2 = min( d1 - a, d2 + a )
```

```
sig al, sl, a2, s2 : ns(8); // intermediate signals
reg d1, d2, y1, y2 : ns(8); // input and output tuple
reg a : ns(8);
```

The signals flowgraph of expressions that implements this equation can be as follows

```
always {
    a1 = d1 + a;
    s1 = d1 - a;
    a2 = d2 + a;
    s2 = d2 + a;
    y1 = (a1 > s2) ? s2 : a1;
    y2 = (s1 > a2) ? a2 : s1;
}
```

The keyword always indicates that the group of expressions following it will execute each clock cycle. A signal flow graph can hold an arbitrary number of expressions. All expressions within a single signal flow graph are concurrent within one clock cycle. The order in which expressions are evaluated is independent of the order in which they appear in the GEZEL program (i.e., it is independent of their lexical order). Rather, the order is determined by the data precedences of signals and registers. A register can always be read, at any moment during a clock cycle. As discussed in Section 2.1 on page 9, a register has both a current value and a next value. For a signal, this is not the case. A signal has only an immediate value, valid within a single clock cycle. Thus, a signal has to be written first before it can be read. It has to be written the first time within a clock cycle based on values in registers and constants. As a consequence of this property of signals and registers, the order of expressions within a signal flow graph becomes irrelevant. For example, if you would write:

```
always {
  y1 = (a1 > s2) ? s2 : a1;
  y2 = (s1 > a2) ? a2 : s1;
  a1 = d1 + a;
  s1 = d1 - a;
  a2 = d2 + a;
  s2 = d2 + a;
}
```

then, when evaluating y1, the GEZEL simulator will notice that none of the signals a1, a2, s1 and s2 are available yet. Consequently, it would first find a current value for these signals. So, this signal flow graph behaves exactly the same as the one we described before that.

## Named signal flow graphs

Besides the unnamed always signal flow graph, you can create signal flow graphs with a name using the sfg keyword. For example, the previous signal flow graph could be written as:

```
sfg mysfg {
  y1 = (a1 > s2) ? s2 : a1;
  y2 = (s1 > a2) ? a2 : s1;
  a1 = d1 + a;
  s1 = d1 - a;
  a2 = d2 + a;
  s2 = d2 + a;
}
```

The difference between a named signal flowgraph (sfg) and the unnamed always is that the former does not automatically execute each clock cycle. GEZEL will allow you to create a controller that schedules the named signal flowgraph. Controller design will be discussed in GEZEL Controller Design.

## **Datapath modules**

A datapath corresponds to a module in Verilog or an entity in VHDL. It is a piece of hardware logic that is treated as a single entity by subsequent RT- and logic synthesis tools. A datapath combines a number of named signal flow graphs with a list of input and output signals. A signal flow graph can be thought of as an instruction for that datapath. A datapath can have only a single always signal flow graph, but it can have multiple named signal flow graphs.

A datapath is the smallest GEZEL unit that can be simulated. So, subsequent examples will be fully self-contained programs rather than snippets. Here is an example of a 2-bit counter as a hardwired datapath. A 2-bit counter as a hardwired datapath

```
dp counter(out value : ns(2)) {
   reg c : ns(2);
   always {
     value = c;
     c = c + 1;
     $display("Cycle ", $cycle, ": counter = ", value);
   }
}
system S {
   counter;
}
```

This datapath has a single output port called value. An output port also has a type, indicated after the colon following the port name. The ports define the outline of the datapath. The only way an 'outsider' can access the datapath is by reading/writing values on the datapath ports.

On line 2, we create a 2-bit register. This register is local to the datapath counter. It can be accessed only from within the datapath.

On line 3—7, we define a signal flowgraph called run. It contains, besides expressions, also a directive on line 6. A GEZEL directive does affect how the simulator behaves, but it does not affect the simulation outcome. In this case we are using the display directive, which is used to print out values on the datapath. One special variable that is accessed is called \$cycle. This variable returns the current simulation cycle. Thus, the effect of the display directive will be to print out the current simulation cycle as well as the output value of the counter.

Finally, on lines 10—11, the toplevel of the system is expressed. A GEZEL file must always have a system statement.

The counter of Listing 2 can be simulated by means of the fdlsim standalone GEZEL simulator. To simulate 6 clock cycles, we execute

```
>fdlsim listing2.fdl 6
Cycle 1: counter = 0
Cycle 2: counter = 1
Cycle 3: counter = 2
Cycle 4: counter = 3
Cycle 5: counter = 0
Cycle 6: counter = 1
```

As expected, the counter counts up to three and then wraps around. A datapath definition thus consists of three elements: An IO definition, a definition of local signals and registers, and a set of signal flowgraphs. The IO definition can create input — as well as output ports. For example, a simple ALU that can add, subtract and accumulate would look as follows.

```
dp alu(in x, y : ns(8); out z : ns(8)) {
    reg acc : ns(8);
    sfg add {
        z = x + y;
    }
    sfg sub {
        z = x - y;
    }
    sfg accumulate {
        acc = acc + x;
        z = acc + x;
    }
    sfg rst {
        acc = 0;
        z = 0;
    }
}
```

There are four named signal flowgraphs in this example. The datapath has two inputs, x and y, and one output, z. There is an internal accumulator register, acc. There is one signal flowgraph call rst. This will be used to reset the accumulator register. During this reset operation, we will also drive the output of the datapath to zero.

Not all datapath definitions that one can write down in GEZEL are valid. There are four rules to which a datapath definition must conform. When any of those rules are violated, then either the GEZEL parser will reject your code, or else a runtime error message will be triggered. The four rules are enumerated below.

- During any clock cycle, all datapath outputs are defined.
- During any clock cycle, no combinatorial loop between signals can exist. This happens when there is a circular dependence on signal values, i.e. signal a is used to define signal b, and signal b is used to define signal a. This implies that all signal values will eventually only be dependent, during any clock cycle, on datapath inputs, datapath registers and constant values.
- If an expression uses the value of a signal during a particular clock cycle, then that signal must also appear at the left-hand side of an assignment expression in the same clock cycle.
- Neither registers, nor signals or datapath outputs can be assigned more than once during a clock cycle. A special case of this is that a datapath input cannot be assigned inside of a datapath, because a datapath input must be driven by the output of another datapath.

Here are a few examples of erroneous signal flowgraphs.

```
// WRONG: output {\tt v} is not always defined
dp bad1(out v : ns(1)) {
 always {}
// WRONG: a combinatorial loop between signals
 sig a, b : ns(1);
  always {
  a = b + 1; // a defines b, b defines a
  b = a + 1; // and both are signals (not registers)
// WRONG: dangling signal
dp bad3 {
  sig a, b : ns(1);
  always {
   a = b + 1; // b is unknown
// WRONG: a signal is assigned more than once
dp bad4 {
  sig a : ns(1);
  always {
    a = 5;
```

# **Structural Hierarchy**

Datapaths can be included inside of other datapaths, thus implementing structural hierarchy. For this purpose, GEZEL provides the keyword use. Consider the example of a 4-input AND gate.

```
dp andgate(in a, b : ns(1); out q : ns(1)) {
  always {
    q = a \& b;
dp andgate2 : andgate
dp andgate3 : andgate
dp fourinputand(in a, b, c, d : ns(1); out q : ns(1)) {
  sig s1, s2 : ns(1);
  use andgate (a, b, s1);
use andgate2(c, d, s2);
  use andgate3(s1, s2, q);
  always {
     $display(a," ", b, " ", c, " ", d, " -> ", q);
dp tst(out a, b, c, d : ns(1)) {
  reg n : ns(4);
  always {
    n = n + 1;
    a = n[0]; b = n[1]; c = n[2]; d = n[3];
dp sysandgate {
  sig a, b, c, d, q : ns(1);
  use tst(a, b, c, d);
  use fourinputand(a, b, c, d, q);
system S {
  sysandgate;
```

Lines 10—18 define a four-input AND gate using three two-input AND gates. A use statement allows to include a 17

two-input AND gate inside of the four-input AND gate. Connections can be made to datapath inputs, outputs or local signals. Of course, the semantic requirements enumerated earlier must be obeyed. Lines 20—26 define a testbench that enumerates all 4-bit input patterns by decomposing the bits of a counter. Finally, lines 28—32 interconnect the testbench to the four-input AND gate in a system block.

We can now simulate this design for 16 clock cycles, and observe all combinations of the AND gate to verify it works correctly:

```
>../../devel/build/bin/fdlsim listing4.fdl 16
0 0 0 0 -> 0
1 0 0 0 -> 0
0 1 0 0 -> 0
0 1 0 0 -> 0
1 1 0 0 -> 0
0 0 1 0 -> 0
0 0 1 0 -> 0
1 0 1 0 -> 0
1 0 1 0 -> 0
0 1 1 0 -> 0
1 1 1 0 -> 0
1 1 1 0 -> 0
1 1 1 0 -> 0
1 0 1 1 -> 0
1 0 0 1 -> 0
1 1 0 1 -> 0
1 1 0 1 -> 0
1 1 0 1 -> 0
1 1 1 0 1 -> 0
1 1 1 0 1 -> 0
1 1 1 1 -> 0
1 1 1 1 -> 0
1 1 1 1 -> 0
1 1 1 1 -> 0
1 1 1 1 -> 0
1 1 1 1 -> 1
```

# **Datapath cloning**

Sometimes, multiple copies of one and the same datapath are needed. GEZEL provides a cloning operation to create such an identical copy of a single datapath. The next example shows how three identical AND gates can be created by defining one and then cloning the first AND gate two times.

```
dp andgate(in a, b : ns(1); out q : ns(1)) {
    always {
        q = a & b;
    }
}
dp andgate2 : andgate
dp andgate3 : andgate
```

Cloning creates an identical but independent copy. If the parent datapath includes a register, then the cloned datapath will contain its' own register. This completes basic modeling techniques for datapaths. The next section covers the modeling of controllers, that enable the use of datapath with multiple signal flowgraphs.

#### A note on the system statement

Before GEZEL 1.7, the system statement was used to express the toplevel interconnect. Starting with GEZEL 1.7, this practice is however deprecated, and it is suggested to use system blocks with only a single datapath. To express datapath interconnections, make use of structural hierarchy such as for example shown in listing above.

The main motivation to do so is to make the modeling style more consistent, and to enable future GEZEL tools to perform type checking on the interconnect. This modification was done as a result of discussions with Jorgen Steensgaard-Madsen, DTU.

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Datapath\_Design"

■ This page was last modified 03:12, 11 May 2007.

## **GEZEL Controller Design**

### From Gezel2

This section covers the link between a datapath with multiple signal-flowgraphs (instructions), and a controller. Information on how to model datapaths and signal flowgraphs can be found in GEZEL Datapath Design. The generic model of control is FSMD. This section covers this model by itself as well as the representation of this model in GEZEL.

### **Contents**

- 1 FSMD models
- 2 Sequencer Datapath Controllers
- 3 Finite-State Machines
- 4 Choosing a controller style
- 5 A Galois Field multiplier

### **FSMD** models

The control/datapath model of GEZEL is based on a more generic form of register-transfer level modeling called Finite State Machine and Datapath, or FSMD for short. An FSMD model expresses both datapath operations as well as control operations. It makes a clear distinction however between what is control and what is data processing. Recall from GEZEL Overview] that an FSMD consists of two cross-coupled state machines. One plays the role of the controller, the other plays the role of the datapath. Information exchange between the two includes conditions (going from the datapath to the controller) and instructions (going from the controller to the datapath).

An FSMD provides separate modeling for data processing and for control processing. That is for a good reason, in practice there are many differences between the controller and the datapath. First, the modeling style for the two is different. Datapaths are modeled with expressions on signals and registers. Controllers are modeled with state transition graphs. Secondly, the logic implementation style of the two also shows differences. A datapath with operators typically exhibits a regular logic style. Think for example of a ripple carry-chain adder. A controller on the other hand exhibits an irregular logic style.

The FSMD concepts map as follows to the GEZEL model.

■ Instructions are created by selecting one or more sfg out of a datapath. A single sfg can be directly referred to by its name. A set of sfg is enumerated as a comma-separated list in between brackets. For example, assume a datapath is defined as follows.

Then, the following are valid instructions:

```
f1
f2
(f1, f3)
```

Examples of invalid instruction are:

```
f3
(f1, f2)
```

These are invalid because the violate the semantic requirements for datapath models (See GEZEL Datapath Design).

When an instruction is executed during a particular control step of a controller, then that will imply execution of the sfg included in the instruction as well.

- Conditions are created out of logical expressions on registers in the datapath. When conditions are extracted out of datapath inputs or signals, the GEZEL parser will issue a warning. The reason is that GEZEL selects the instruction to execute right at the start of a clock cycle. Before this can be done, any required conditions need to be defined. At the start of a clock cycle however, the only stable values are constants and register outputs. A user can still continue the simulation despite the presence of this warning. However, one must realize at that moment there is a potential risk for anticausal simulation effects (e.g. using the value of a signal before it is available). Therefore, when this warning occurs one must consider if the code can be written such that no warnings appear.
- The connection between a datapath and a controller is established by referring the name of the datapath while creating the controller. Some earlier examples of this could be seen with the hardwired controller:

```
dp adp(out a : ns(3)) {
    ..
}
hardwired h_adp(adp) { f1; }
```

In this example, a controller called h\_adp is created and attached to datapath adp.

## **Sequencer Datapath Controllers**

Besides the trivial hardwired controller (See Section 2.5 on page 14), the simplest controller is the sequencer. As the name indicates, a sequencer will execute a set of instructions sequentially, without taking any conditions into account.

A typical case where sequencers are useful is for static, fixed schedules. Consider for example a 4-tap decimating averaging filter. Such a filter reads four subsequent samples, integrates and dumps the sum of the samples at every fourth sample.

```
dp avg(in i : ns(8); out o : ns(8)) {
 reg acc : ns(9);
  sfg phase0 { acc = i; o = 0; }
  sfg phase12 { acc = acc + i; o = 0;}
  sfg phase3 { o
                   = (acc + i) >> 2;
sequencer h_avg(avg) { phase0;
                       phase12:
                       phase12;
                      phase3;}
dp tst(in i : ns(8); out o : ns(8)) {
   reg a : ns(8);
   always {
    o = a;
     a = a + 2;
     $display("C ??, $cycle, ": i=??, o, " o=??, i);
dp sysavg {
  sig i, o : ns(8);
  use avg(i, o);
 use tst(o, i);
system S {
  svsavq;
```

An averaging filter has four phases. As the datapath in lines 1—6 illustrates, there is an initialization instruction (phase0), an accumulation instruction (phase12) and a termination instruction (phase3). The controller for this datapath is a sequencer with four steps, as shown in lines 7—10. Lines 12—19 show a simple testbench that will feed a string of even numbers to this four-phase averager. Finally, lines 21—29 show the system interconnect function.

This description can be simulated for 10 clock cycles to yield the following output. One can verify that indeed (0+2+4+6)/4 is 3. fdlsim listing 5.fdl 10

```
C1: i=0 o=0

C2: i=2 o=0

C3: i=4 o=0

C4: i=6 o=3

C5: i=8 o=0

C6: i=a o=0

C7: i=c o=0

C8: i=e o=b

C9: i=10 o=0

C10: i=12 o=0
```

An important motivation for developing FSMD models, instead of plain hardwired datapaths, is that an FSMD allows to express operation sharing in an elegant way. Consider the descriptions in phase0, phase12 and phase3. They specify two assignments on an accumulator register and three assignments to an output port without the use of a multiplexer. When the same behavior would be represented in a single sfg, it would look like this:

```
reg phase : ns(2);
sfg singlephase {
  acc = (phase == 0) ? i : acc + i;
  o = (phase == 3) ? (acc + i) >> 2 : 0;
  phase = phase + 1;
}
```

This description style gives you precise control over how the implementation will look like, but requires more modeling as the control operations have to be written down explicitly as expression. We will discuss the tradeoff between single-sfg/ multiple-sfg description styles below.

### **Finite-State Machines**

A Finite State Machine implements conditional control sequencing on a datapath. The control model is captured by a state transition graph. A Finite State Machine can be in a well-defined number of states. One of these states is the initial state, it is the state the FSM is in when it first initializes.

A Finite State Machine will take one state transition per clock cycle. During this state transition, a datapath instruction (one or more sfg) can be executed. A state transition can be conditional. In that case, the condition is based on the values of registers in the datapath (or on logical expressions directly derived from it). When state transitions are conditional, then the set of conditions must be complete. This means that, for every if (true-branch), there must be a complimentary else (false-branch).

Consider the following simple example of FSM modeling. The sequencer of Listing 5 can also be written as an FSM as follows.

```
fsm h_avg(avg) {
   initial s0;
   state s1, s2, s3;
   @s0 phase0 -> s1;
   @s1 phase12 -> s2;
   @s2 phase12 -> s3;
   @s3 phase3 -> s0;
}
```

This description creates four states, called s0, s1, s2 and s3. s0 is the initial state, the others are normal states. A state transition indicates the start state with the @ symbol, and the target state with an arrow (->). In between, a datapath instruction is indicated. A single sfg can be written as such, a group of sfg is specified as a comma-separated list in between round brackets.

Next is an example with slightly more complicated FSM control. The example is a raster line drawing routine, known as the Bresenham Algorithm. The strong point of this algorithm is that it can draw lines of arbitrary slope on a discrete (X,Y) grid, and without the use of floating point arithmetic. The complete GEZEL listing illustrates how a slightly more complicated design looks like.

```
// Bresenham line plotter for points in an arbitrary octant
dp bresen(in x1_in, y1_in, x2_in, y2_in : tc(12))
   reg x, y
                        : tc(12);
                                    // current plot position
                        : tc(12);
                                    // accumulated error
   req e
                                     // end-of-loop flag
   reg eol
                        : tc(1);
   reg eincl, einc2
                       : tc(12);
                                    // increments
   reg xinc1, xinc2
reg yinc1, yinc2
                        : tc(12);
                        : tc(12);
   sig se, sdx, sdy
                        : tc(12);
   sig asdx, asdy
                        : tc(12);
   sig stepx, stepy
                        : tc(12);
  sfg init {
    // evaluate range of pixels and their absolute value
    sdx = x2_{in} - x1_{in}; asdx = (sdx < 0) ? -sdx : sdx;
         = y2_{in} - y1_{in}; asdy = (sdy < 0) ? -sdy : sdy;
    \//\ determine direction of x and y increments
    stepx = (sdx < 0) ? -1 : 1;
    stepy = (sdy < 0) ? -1 : 1;
    // initial error
        = (asdx > asdy) ? 2 * asdy - asdx : 2 * asdx - asdy;
    se
    // error increment for straight (einc1) and diagonal (einc2) step
    einc1 = (asdx > asdy) ? (asdy - asdx) : (asdx - asdy);
    einc2 = (asdx > asdy) ? asdy
                                           : asdx;
    // increment in x direction for straight and diagonal steps
    xinc1 = (asdx > asdy) ? stepx : stepx;
    xinc2 = (asdx > asdy) ? stepx : 0;
    // increment in y direction for straight and diagonal step
    vinc1 = (asdx > asdy) ? stepy : stepy;
    yinc2 = (asdx > asdy) ? 0
    // initialize registers
       = x1_in; y = y1_in;
         = se:
    e
  // end-of-loop test - check if we reach target
  sfg looptest {
    eol = ((x == x2_in) & (y == y2_in));
  // loop body: adjust x, y and error accumulator
  // use error value to decide straight or diagonal step
  sfg loop {
          = (e >= 0) ? x + xinc1 : x + xinc2;
          = (e >= 0) ? y + yinc1 : y + yinc2;
    e = (e >= 0) ? e + einc1 : e + einc2;
$display($hex,"Cycle: ",$cycle," Plot point (", x, ",", y, ") ");
// controller for bresenham algorithm
// initializes, draws one line and then waits in state s3
fsm f_bresen(bresen) {
 initial s0;
  state s1, s2, s3;
  @s0 (init)
                            -> s1;
  @s1 (loop, looptest)
                            -> s2;
  @s2 if (eol) then (init)
     else (loop, looptest) -> s2;
 @s3 (init)
// testbench
dp test_bresen(out x1, y1, x2, y2 : tc(12)) {
 sig sx : tc(12);
 sfg run {
   x1 = 5; x2 = 18; y1 = 2; y2 = 8;
hardwired h_test_bresen(test_bresen) {run;}
dp sysbresen {
 sig x1, y1, x2, y2 : tc(12);
 use bresen(x1, y1, x2, y2);
 use test_bresen(x1, y1, x2, y2);
system S {
 svsbresen:
```

drawn. The bulk of the calculation of the algorithm takes place in an initialization phase, for which a single sfg is created (lines 13—34). Basically, the Bresenham algorithm works with three accumulators: one for the x coordinate (register x), one for the y coordinate (register y), and one error accumulator (register e). At runtime, the error accumulator is evaluated to decide on the required increments in the x and y accumulators.

Not all vectors have the same length, and the Bresenham algorithm only takes a single step (horizontal, vertical or diagonal) per iteration. Because each clock only a single iteration of the Bresenham algorithm is executed, a complete line takes a variable number of clock cycles to generate a vector. Lines 37—39 contain a loop test that decide when to terminate a loop. The actual loop body, which contains the error accumulations, is shown in lines 43—48.

The FSM controller of the Bresenham algorithm is shown in lines 52—60. After initialization, the algorithm takes a first iteration of the loop and evaluates the end-of-loop flag on line 56. From then on, the FSM takes conditional state transitions, which will take it back each time from state s2 to state s2 (line 58), or else terminate the loop into state s3 (line 57). The test (eol) checks when the end-of-loop flag becomes true. This test is taken on the value in a register, so it actually checks the end-of-loop condition of the previous iteration. For this reason, the instruction of the transition into s3 is an initialization instruction (line 57). When the output of eol is high, the x and y accumulators are already at there target position, and no more increments should be done.

Finally, lines 63—79 show a simple testbench for the vector generator. The test will evaluate pixels from the vector running from (5,2) to (18,8) (line 66). The output of this simulation with fdlsim is shown next. Register values are printed out as tuples. These correspond to output/input of a register.

```
>fdlsim bresen.fdl 20
Cycle: 2 Plot point (5/6,2/2)
Cycle: 3 Plot point (6/7,2/3)
Cycle: 4 Plot point (7/8,3/3)
Cycle: 5 Plot point (8/9,3/4)
Cycle: 6 Plot point (9/a, 4/4)
Cycle: 7 Plot point (a/b, 4/5)
Cycle: 8 Plot point (b/c,5/5)
Cycle: 9 Plot point (c/d,5/6)
Cycle: 10 Plot point (d/e,6/6)
Cycle: 11 Plot point (e/f,6/7)
Cycle: 12 Plot point (f/10,7/7)
Cycle: 13 Plot point (10/11,7/8)
Cycle: 14 Plot point (11/12,8/8)
Cycle: 15 Plot point (12/13,8/8)
```

The algorithm needs 14 cycles to complete the drawing. This corresponds to the largest dimension of the vector, in this case along the X axis. State transition conditions can also be nested hierarchically. It is possible to write

```
@s0 if (c1) then
    if (c2) then (sfg1) -> s0;
        else (sfg2) -> s0;

else
    if (c3) then (sfg3) -> s0;
    else (sfg4) -> s0;
```

or, equivalently as a chained else-if condition like

```
@s0 if ( c1 & c2) then (sfg1) -> s0;
  else if ( c1 & ~c2) then (sfg2) -> s0;
  else if (~c1 & c3) then (sfg3) -> s0;
  else if (~c1 & ~c3) then (sfg4) -> s0;
```

# Choosing a controller style

An FSMD consist of two coupled state machines, one playing the role of datapath, and one playing the role of controller. The FSMD model introduces control steps in a description, and allows the GEZEL description to move from a structural

24

description to a beha-vioral description. A GEZEL description is called structural if it uses only a single signal flow graph for a datapath that is executed at each clock cycle — cfr. the alway signal flow graph A behavioral description is one in which there are multiple sfg in a datapath, which are executed over multiple clock cycles.

A structural description will always have only a single assignment per state variable (a register), while a behavioral description can have more. Each control step of a behavioral description, a different assignment can be done. A behavioral description avoids writing multiplexers when multiple assignments are done to the same state variable in multiple sfg. When the same functionality needs to be migrated from a behavioral to a structural description, these multiplexers need to be introduced by hand (using the ternary operator 'a? b: c').

The absence or presence of the control-step concept also has an important implication on the operation-to-resource binding. Indeed, in a structural description, each operation is executed at each clock cycle. Therefore, each operation will require an individual operator. The word operator indicates the resource that implements an operation. In a behavioral description, several operations can share the same operator provided that these operations are executed in different control steps. The GEZEL code generator creates VHDL code in such a way that this sharing is possible.

Still there are design cases in which structural descriptions are preferable over behavioral ones. In particular, when creating highly constrained implementations such as very fast or very area-sensitive hardware, it can be necessary to control all aspects of the implementation.

Thus, any design can be created in either design style: structural and behavioral. Which of the two description styles is the better one? The answer to this question depends on the actual design case, and on the designer. Both have their strengths and weaknesses, and ultimately it is the designer who must select the better option. Here a number of statements that illustrate a few design considerations to select a description style.

	Structural	Behavioral
The expressions in a datapath description	include both scheduling as well as data processing.	contain only data processing.
The expressions in a datapath description	are harder to reuse with different schedules.	are easier to reuse with different schedules.
The state assignment of the controller	is chosen by the designer.	is chosen by the logic synthesis tool.
This writing style is useful for	high-throughput or area-sensitive designs that require full designer control.	cycle-true descriptions that put as much work as possible on the logic synthesis tools.

# A Galois Field multiplier

The look and feel of a structural vs behavioral description style is illustrated by implementing a 4-bit, bit-serial Galois-Field Multiplier in each of the description styles.

A Galois Field Multiplier multiplies elements of the field GF(24). This finite field consists of 16 elements and is created out of the 2-element field GF(2). The representation of the elements is done using four bits, in terms of a field basis. The field basis that will be used is the polynomial basis, in which the individual bits represent coefficients of a polynomial. In this case, the four bits a0a1a2a3 are assumed to be coefficients of a polynomial g(t):

```
g(t) = a3t3 + a2t2 + a1t + a0
```

The multiplication of two elements out of the field GF(24) is defined by the multiplication of two polynomials a(t) and b(t), modulo the irreducible field polynomial d(t). This is a polynomial of degree 4. The simplest irreducible field

polynomial for GF(24) is

```
d(t) = t4 + t + 1
```

As an example, consider the multiplication of a = (1001) with b = (0110). In polynomial format this becomes

```
c(t) = [a(t).b(t)] \mod d(t)
c(t) = [(t3 + 1).(t2 + 1)] \mod (t4 + t + 1)
c(t) = [t5 + t4 + t2 + 1] \mod (t4 + t + 1)
```

The coefficients of this multiplication are elements of the field GF(2), and they are evaluated with modulo-2 arithmetic. Thus, the multiplication result can be simplified to

```
c(t) = [(t + 1)(t4 + t + 1) + (t + 1)] \mod (t4 + t + 1) = (t + 1)
```

The multiplication result corresponds to the bitstring c = (0011). The next two listings implement this algorithm in a bit-serial fashion. That is, the multiplications of the b operand execute bit-by-bit, and accumulate into the a operand. When the partial results exceeds 4 bits, the resulting polynomial is reduced modulo (t4 + t + 1). This is done by modulo-2 addition of this polynomial to the partial result.

Galois Field Multiplier in behavioral-style description

```
dp D( in fp, i1, i2 : ns(4); out mul: ns(4);
     in mul_st: ns(1);
     out mul_done : ns(1)) {
 reg acc, sr2, fpr, r1 : ns(4);
 reg mul_st_cmd : ns(1);
  sfg ini { // initialization
    fpr
             = fp;
               = i1;
    r1
               = i2;
    sr2
              = 0;
     acc
    mul_st_cmd = mul_st;
  sfg calc { // calculation
   sr2 = (sr2 << 1);
acc = (acc << 1) ^ (r1 & (tc(1)) sr2[3]) // add a if b='1'</pre>
           ^ (fpr & (tc(1)) acc[3]); // reduction if carry
  sfg omul { // output inactive
   mul
            = acc;
   mul\_done = 1;
    $display("done. mul=", mul);
  sfg noout { // output active
   mul = 0;
   mul\_done = 0;
fsm F(D) {
 state s1, s2, s3, s4, s5;
  initial s0;
 @s0 (ini, noout) -> s1;
  @s1 if (mul_st_cmd) then (calc, noout) -> s2;
                     else (ini, noout) -> s1;
 @s2 (calc, noout) -> s3;
  @s3 (calc, noout) -> s4;
  @s4 (calc, noout) -> s5;
  @s5 (ini, omul ) -> s1;
```

Galois Field Multiplier in structural-style description

Both descriptions behave exactly the same, yet they are modeled differently. The first is a behavioral description and uses an fsm to model control of the datapath. The second listing shows a hardwired datapath. It introduces an extra variable, namely the register ctl. This register implements a one-hot controller. At the start of a control cycle, a '1' is injected in this shift register. When it reaches the end, the algorithm is completed. The operations on registers (like acc and sr2) use the value of the ctl register to multiplex two expressions in one assignment. One can verify that in the first listing, these assignments are located in different sfg (ini and calc). They are integrated by the control steps executed in the control FSM description.

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Controller\_Design"

■ This page was last modified 20:45, 11 June 2007.

### **GEZEL Standalone Simulation**

### From Gezel2

This chapter covers GEZEL simulations. Besides the use of the simulation tool, the use of simulation directives is discussed as well as the use of the debug flag.

### **Contents**

- 1 The simulation algorithm
- 2 The fdlsim tool
- 3 Simulation directives
- 4 The debug flag
- 5 Value-Change Dump (VCD) files
- 6 Operation profiling and toggle counting

# The simulation algorithm

GEZEL uses a cycle-true simulation algorithm, with an evaluate phase and a register-update phase. For each simulated clock cycle, the GEZEL kernel takes the following actions in sequence.

- In each of the controllers in the system (hardwired, sequencer, FSM), select the control step to execute. Selection of the control step also chooses which sfg should be executed, and as a result, which expressions should be executed in the evaluate phase of this clock cycle.
- For each datapath module, evaluate the outputs and the inputs of the registers contained in that datapath. The evaluation process makes use of all expressions which are enabled according to the active control step. Also, the evaluation process obeys data precedences between signals and can trigger evaluation of dependent expressions if needed.
- Evaluate all ipblock (library blocks). The concept of library blocks is treated in GEZEL Library Blocks.
- Evalute all \$display, \$trace and \$finish directives that appear inside of an sfg that is currently being executed. Directives are discussed in later in this chapter.
- Update all registers in the simulation by copying the next-value to the current-value.

This simulation algorithm shows the sequence of activities while the GEZEL simulator is in awake mode. As this name suggests, there is an alternate mode called sleep mode. At runtime, the GEZEL simulator switches automatically between these two modes, based on the activities in your design. In sleep mode, none of the steps 1 to 5 discussed above are executed; the simulator is effectively inactive. Sleep mode is triggered by the occurrence of three runtime conditions:

- During clock cycle N, none of the datapath registers has changed state.
- During clock cycle N, none of the controllers has changed state.
- During clock cycle N, none of the library blocks has indicated a change-of-state.

When all of these conditions are simultaneously true, it is easy to see that the simulation result of clock cycle N+1 cannot produce a result that is different from clock cycle N. Consequently, the GEZEL simulator enters sleep mode. If this happens in standalone simulation mode, then the simulation might as well terminate because the simulator cannot leave

sleep-mode. However, the sleep-mode will be useful in cosimulations, in which a processor (instruction set simulator) can wakeup the GEZEL simulation dynamically.

### The fdlsim tool

The standalone simulator for GEZEL is call fdlsim. The command line for fdlsim is as follows:

```
fdlsim [-d] [<design.fdl>] <cyclecount>
```

Parameters in between square brackets are optional. When the design filename is not provided, fdlsim will read the design from standard input until an end-of-file is encountered. The -d is a debug flag. When it is enabled, the simulator provides a more detailed account of the activities during simulation.

When the command line executes, the GEZEL kernel will first parse the design. If any parsing errors are encountered, the simulation will be aborted. If the design is parsed successfully, the simulation will run. It will terminate on one of the following conditions (a) the target cycle count is reached (b) a runtime error occurs or (c) the \$finish directive is executed.

The target cyclecount is a positive number (long), or the value -1 to indicate infinity (i.e. the target cycle count will never be reached).

There are three alternative methods by which the GEZEL simulator can parse and simulate GEZEL designs. Let us consider the following code, which simply counts clock cycles and prints them on the screen:

```
dp mydp {
   always {$display("Cycle ", $cycle);}
}
system S {
   mydp;
}
```

A first method of simulation is to use the command line. The program can be run as follows to execute 3 clock cycles:

```
>fdlsim listing9.fdl 3
Cycle 1
Cycle 2
Cycle 3
```

A second method is use standard input, to The first is to use the command line, as shown above. The second is to use standard input, and pipe the design into the simulator:

```
cat listing9.fdl | fdlsim 3
Cycle 1
Cycle 2
Cycle 3
```

The third method is to make use of the scripting feature of the shell. In that case, the location of fdlsim must be provided in the code. Assume fdlsim is located in /home/guest/bin/fdlsim, then the scripting feature (#!) is used as:

```
#!/home/guest/bin/fdlsim

dp mydp {
   always {$display("Cycle ", $cycle);}
}

system S {
   mydp;
}
```

The GEZEL parser will treat line 1 (starting with #!) as a comment. To run this GEZEL program directly from the command line, first turn on the executable flag of listing 10.fdl:

```
>chmod +x listing10.fdl
```

After that we can run 3 cycles as

```
>listing10.fdl 3
Cycle 1
Cycle 2
Cycle 3
```

A line that starts with '#' is considered as a comment line in GEZEL. This way, it is possible to use the C preprocessor on your GEZEL code before simulation. The C preprocessor enables the use of macro's and include files. To run the simulator together with the C preprocessor, use the command line:

```
>cpp -P listing10.fdl | fdlsim
```

### Simulation directives

The simulation output can be modified with the use of simulation directives. These directives are embedded in the GEZEL datapath and controller descriptions.

**Display directives** print out variable values and messages during simulation. A display directive is embedded inside of an sfg, and will be executed when the sfg executes. The format of the display directive is

```
$display(arg, arg, arg, ...);
```

The arguments of a display directive can be expressions or strings. For example, if the variables a and b are defined and available in the datapath, we can write

```
$display("The value of a + b is ", a + b);
```

The default printing format of a and b is hexadecimal. This format can be changed using a modifier directive. Values can be printed in hexadecimal (\$hex), decimal (\$dec) or binary (\$bin). After a modifier directive is used, it stays in effect until a new one is applied. Thus, for the following three values, the first two will be hex, while the second two will be in binary:

```
$display(a, b, $bin, a+b, a-b);
```

Apart from strings and expressions, also a number of meta-variables are available. Such variables cannot interact with registers or signals, but they can be printed to reveal runtime-dependent information. For this purpose, meta-variables are

formatted as directives. \$cycle returns the current cycle count. \$dp returns the name of the datapath in which the display directive is used. And \$sfg returns the name of the sfg in which the display directive is used.

Control directives affect the course of the simulation. There is one control directive: \$finish. It can be used inside of a signal flow graph's definition, and will terminate the simulation when this sfg is executed. Trace directives are used record stimuli files. Such a directive is used to create test vector files for future simulations. The format for a trace directive is

```
$trace(expression, "filename.txt??);
```

This directive must be placed just after the signal and register definitions inside of a datapath. The default output format for a trace directive is binary. There can be multiple trace directives active at the same time. In that case, each of them should write to a different file.

Another format of the trace directive is to use it in the state transition definition of an FSM. In this case, a message will be printed to standard output when the state transition is executed. An example of a trace directive in a state transition is

```
@s0 (sfg1, sfg2, $trace) -> s1;
```

A summary of all the directives is as follows.

\$display(arg,)	Used inside of an sfg. Prints strings, expressions and meta-variables.
\$cycle	Returns current clock cycle (first cycle = 1).
\$toggle	Returns current overall toggle count.
\$sfg	Used as a \$display argument.Returns the name of the current sfg.
\$dp	Used as a \$display argument. Returns the name of the current datapath.
\$hex, \$bin, \$dec	Used as a \$display argument. Changes the base of the next argument to hexadecimal, binary, or decimal.
\$finish	Used inside of an sfg. Aborts the simulation.
\$trace(expression, "file.txt??);	Used after register/signal definitions in dp. Records value of expression each clock cycle in file.txt
\$trace	Used as an instruction in an FSM state transition. Echoes the state transision to the screen.
\$option "string??	Includes optional simulator profiling. string is one of debug, vcd, profile_toggle_upedge, profile_toggle_alledge, profile_display_cycles, profile_display_operations, toggle_include, toggle_weights. (See below for details)

## The debug flag

The main use of the GEZEL standalone simulator is validation of your GEZEL designs. In fact, before taking any GEZEL code into a cosimulation (as will be discussed later), it is a good idea to verify the design first in a small standalone simulation.

fdlsim provides a debug mode-of-operation that can be enabled using the -d flag on the command line. The effect of the -d flag is twofold: It will print out the GEZEL symbol table in a file called fdl.symbols. For each clock cycle, it will print out all register changes in the datapaths and controllers using a value-change format. This means that, if a register is not changing in a particular clock cycle, it will not be printed. The use of the debug flag will be illustrated on the Galois Field Multiplier discussed earlier. A small testbench was added after line 50 to multiply (1101) with (1001). Also, various directives were added in the simulation, such as on lines 7 (trace), 20 and 25 (display), 26 (finish) and 42 (trace).

```
dp gfmul( in fp, i1, i2 : ns(4); out mul: ns(4);
           in mul_st: ns(1);
          out mul_done : ns(1)) {
  reg acc, sr2, fpr, r1: ns(4);
  reg mul_st_cmd : ns(1);
  $trace(acc, "acc.txt");
  sfg ini { // initialization
    fpr
               = fp;
               = i1;
    r1
    sr2
               = i2;
              = 0;
    acc
    mul_st_cmd = mul_st;
  sfg calc { // calculation
    sr2 = (sr2 << 1);
acc = (acc << 1) ^
         (r1 & (tc(1)) sr2[3]) ^ (fpr & (tc(1)) acc[3]);
    $display("acc ", $bin, acc);
  sfg omul { // output inactive
    mul_done = 1;
    $display("done. mul=", mul);
    $finish;
  sfg noout { // output active
    mul = 0;
    mul\_done = 0;
fsm gfmul_ctl(gfmul) {
  state
         s1, s2, s3, s4, s5;
  initial s0;
  @s0 (ini, noout) -> s1;
  @s1 if (mul_st_cmd) then (calc, noout) -> s2;
                       else (ini, noout) -> s1;
  @s2 (calc, noout) -> s3;
  @s3 (calc, noout) -> s4;
  @s4 (calc, noout) -> s5;
@s5 (ini, $trace, omul) -> s1;
dp TB( out fp, i1, i2 : ns(4); out mul_st: ns(1)) {
  reg ctl : ns(4);
  always {
    ctl = ctl + 1;
    fp = 0b0011;
    i1 = 0b1101;
    i2 = 0b1001;
    mul_st = (ctl == 0) ? 1 : 0;
dp sysgfmul {
  sig fp, i1, i2, mul : ns(4);
  sig mul_done, mul_st: ns(1);
 use gfmul(fp, i1, i2, mul, mul_st, mul_done);
use TB (fp, i1, i2, mul_st);
system S {
  sysgfmul;
```

The output of the simulation is:

```
>fdlsim listing11.fdl 10
acc 0000/1101
acc 1101/1001
acc 1001/0001
acc 0001/1111
gfmul_ctl: gfmul_ctl.s5 -> gfmul_ctl.s1
done. mul=f
finish reached !
```

The output of the first four lines was generated by the display directive in line 20. The next line originates from a strace

(line 42) telling that the controller gfmul\_ctl makes a transition from state s5 to state s1. The result is displayed with another \$display and finally the simulation is terminated as a result of the \$finish directive. During the simulation, a tracefile is created for the acc register in acc.txt. The content of this file shows that the simulation ran 6 clock cycles. The file of acc is stored, as binary ASCII numbers.

```
>cat acc.txt
0000
0000
1101
1001
0001
1111
```

Now run the simulation again, commenting out all \$display and \$trace directives, but enabling the debug mode. The simulation can be monitored clock cycle by clock cycle. Lines indicating register changes include the previous register value, the new register value, and the register name including a pathname that identifies the datapath where the register is located. For example, we can see that in clock cycle 3, the acc register in datapath gfmul changes value from 0xd to 0x9. Or, in cycle 5, the FSM of gfmul\_ctl moves from state s4 to state s5.

```
>fdlsim -d listing11.fdl 10
> Cycle 1
gfmul_ctl: gfmul_ctl.s0 -> gfmul_ctl.s1
                                     9 qfmul.sr2
                  Ω
                  Ω
                                      3 gfmul.fpr
                                      d gfmul.r1
                                      1 gfmul.mul_st_cmd
                                      1 TB.ctl
  Cycle 2
gfmul_ctl: gfmul_ctl.s1 -> gfmul_ctl.s2
                                      2 qfmul.sr2
                                      2 TB.ctl
> Cycle 3
gfmul_ctl: gfmul_ctl.s2 -> gfmul_ctl.s3
                          9 gfmul.acc
                  d
                                      4 afmul.sr2
                                      3 TB.ctl
> Cycle 4
gfmul_ctl: gfmul_ctl.s3 -> gfmul_ctl.s4
                  9
                                     1 gfmul.acc
                  4
                                      8 qfmul.sr2
                                      4 TB.ctl
> Cycle 5
gfmul_ctl: gfmul_ctl.s4 -> gfmul_ctl.s5
                  1
                                     f gfmul.acc
                  8
                                      0 gfmul.sr2
                                     5 TB.ctl
> Cvcle 6
gfmul_ctl: gfmul_ctl.s5 -> gfmul_ctl.s1
finish reached!
```

# Value-Change Dump (VCD) files

When there are \$trace statements in your code, and you run the simulator in debug mode (-d flag), then a VCD trace file will be generated as well. This file, called TRACE.vcd, can be read by digital waveform viewing tools such as GTKWave (http://www.geda.seul.org/tools/gtkwave/). The VCD file will contain only the signals for which you have written \$trace statements. The debug mode generates a lot of output on the terminal. For this reason, it is also possible to enable/disable the debug mode and the VCD file generation independently. The statement

```
Soption "debug"
```

at the top of your file will enable only the debug mode that prints values of registers as they change to the terminal. The statement

```
$option "vcd"
```

at the top of your file will enable only the VCD mode that creates the TRACE.vcd file.

# Operation profiling and toggle counting

GEZEL provides a simple facility for operation profiling and toggle counting. Operation profiling returns the number of times each operation kind has executed over the course of a simulation. This is useful to estimate the computational complexity of a design. Toggle counting returns an estimate on the number of signal transitions that occur per clock cycle in a particular simulation. This is useful to estimate the immediate dynamic power consumption of a design.

Operation profiling and toggle counting are enabled with the \$option directive. This directive is given at the top of a GEZEL file, before all datapath definitions. Consider the following small example.


```
$option "profile_toggle_alledge"
$option "profile_display_operations"
dp counter(out v : ns(4)) {
 reg r : ns(4);
 alwavs {
   r = r - 1;
    v = r;
dp adder(in v : ns(4); out w : ns(4)) {
 always {
    w = v + 3:
dp top {
  sig v, w : ns(4);
  use counter(v);
 use adder(v,w);
  alwavs {
    $display("Cycle ", $cycle, " Toggle ", $toggle, " Counter ", v);
system S {
  top;
```

The directive "profile\_toggle\_alledge" tells the simulator to collect toggle counts over the entire design. The directive "profile\_display\_operations" tells the simulator to display the resulting operations profile when the simulation terminates. Note that the \$display statement in the datapath 'top' also contains a \$toggle directive. This meta-variable will return the toggle count in the current clock cycle.

The listing above returns the following output.

```
> fdlsim toggle.fdl 10
Cycle 0 Toggle 12 Counter 0
Cycle 1 Toggle 8 Counter f
Cycle 2 Toggle 3 Counter e
Cycle 3 Toggle 2 Counter d
Cycle 4 Toggle 6 Counter c
Cycle 5 Toggle 4 Counter b
Cycle 6 Toggle 3 Counter a
Cycle 7 Toggle 2 Counter
Cycle 8 Toggle 9 Counter 8
Cycle 9 Toggle 6 Counter 7
         Type
                       Evals
                                    Toggles
                          30
                                          11
     dpoutput
                          10
          req
                                          11
    assign op
                           20
                                          22
       sub_op
```

The output shows the number of evaluations and the number of net togglecounts per operation type. For example, in the



overall\_toggle = pop\_count(current-value xor new-value)

with pop\_count the population count function. Upgoing transitions can be evaluated as

```
up_toggle = pop_count((current-value xor new-value) and new-value)
```

The toggle counting mechanism can be specialized in three different ways.

- The toggle counting can be restricted to up-going transitions only. This is important to differentiate energy-consumption into the circuit (caused by the power supply charging parasitic capacitors) from energy-dissipation into the circuit (caused by charged parasitic capacitors discharging to ground). To count up-going transitions only, use the directive \$profile\_toggle\_upedge instead of \$profile\_toggle\_alledge.
- The toggle counting can be restricted to specific data-paths. This can be done by adding the directive "\$option toggle\_include <datapath>" at the top of the file. This directive can be added multiple times, once for each data-path that must be included into the overall toggle count. toggle\_include does not extend into the structural hierarchy of datapaths. Thus, if multiple lower-level datapaths are included into a single top-level datapath, then a toggle\_include on the top-level datapath does not include the lower-level datapaths.
- The toggle counting can be weighted such that the lsb of all words have a different weight then the lsb+1, lsb+2, ..., msb. For example, a circuit in differential logic can be simulated with different weights on the direct and differential nets. The directive "\$option toggle\_weight value1 value2 value3 ..." expresses these weights. The weight of a toggle on the lsb is value1, the weight of toggle on the second bit is value2, and so forth.

Because a GEZEL program is technology-independent, the toggle counting mechanisms are approximate values. The have a relative meaning rather then an absolute one. The options for toggle counting and their syntax is summarized below.

■ Enable toggle counting of upgoing and downgoing transitions.

\$option "profile\_toggle\_alledge"

\_\_\_\_\_\_

\_\_\_\_\_\_

\_\_\_\_\_\_

■ Enable toggle counting of upgoing transitions only. This option is mutually exclusive with the previous one.

\_\_\_\_\_

\_\_\_\_\_\_

\$option "profile\_toggle\_upedge"

■ Display a summary of operation counts and toggle counts each clock cycle.

\$option "profile\_display\_cycles"

■ Display a summary of operation counts and toggle counts at the end of the simulation.

\$option "profile\_display\_operations"

■ Display the toggle count of the current cycle (can be included as part of any \$display statement).

\$display("The current toggle count is ", \$toggle);

■ Include a specific datapath in the toggle counting and operation profiling. By default, all datapaths will be included unless this directive appears at least once.

\$option "toggle\_include my\_dp"
// my\_dp must be the name of a datapath

■ Specific the weight for each bit in toggle counts. By default, all weights are 1.

\$option "toggle\_weights 500 501"

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Standalone\_Simulation"

■ This page was last modified 20:46, 11 June 2007.

## **GEZEL Instruction-set Cosimulation**

### From Gezel2

GEZEL designs can be cosimulated with instruction-set simulators. Such designs can include coprocessors that implement graphics, networking and/or cryptographic functions. The GEZEL cosimulation engine is called gplatform. It supports cosimulations with one or more ARM cores, 8051 microcontrollers, or picoblaze microcontrollers.

The general characteristics of the cosimulation design flow are outlined first, followed by a discussion of each of the three cosimulation environments in more detail.

## **Contents**

- 1 Cosimulation Interfaces and Interface Protocols
- 2 The gplatform tool
- 3 Cosimulation interfaces for StrongARM
  - 3.1 Memory-mapped interfaces
  - 3.2 Special-Function Units
  - 3.3 Fast Simplex Link
- 4 Cosimulation interfaces for Microblaze and OPB
- 5 Cosimulation interfaces for 8051
- 6 Cosimulation interfaces for PicoBlaze
- 7 Things to keep in mind with cosimulation

## **Cosimulation Interfaces and Interface Protocols**

The cosimulation of GEZEL with an instruction-set simulator requires, besides a GEZEL program, also an executable program that can run on the instruction-set simulator. These executables can be created using a compiler. When a compiler runs on a different host machine (e.g. a linux PC) than the target execution environment (e.g. an ARM instruction-set simulator), a cross-compiler is required. In this discussion, the C programming language and a C cross-compiler will be used to create the executables.

The interactions between the GEZEL program and the executables running on the instruction-set simulators are captured in a cosimulation interface, which is an abstracted version of the real hardware/software interface. The cosimulation interfaces of GEZEL are cycle-true models of the real implementations.

There are various forms of cosimulation interfaces, depending on the I/O mechanisms provided by the core (instruction-set simulator). A commonly used type of interface is a memory-mapped interface, in which a set of addresses in the address space of the core is shared between the hardware and the software running on the core. There can also be specialized coprocessor- or I/O-interfaces, which are supported by dedicated instructions on the core. The main advantage of a memory-mapped interface is that it is almost core-independent. Therefore, C code and GEZEL code written for one type of processor can be ported to another processor with only minimal changes. The main advantage of the specialized interface on the other hand, is that it provides a dedicated, non-shared and usually high-bandwidth data channel between the core and the hardware.

A cycle-true cosimulation interface by itself provides only a mechanism to transfer data between a C program and GEZEL. This data transfer proceeds between two concurrent entities (a core and a hardware block). To avoid that data values get lost when one party is unware of the others' activities, synchronization is required. Such synchronization will

be provided in a synchronization protocol. A synchronization protocol defines a signalling sequence on one or more control signals, in addition to the data transfer channel between C and GEZEL. This signalling sequence ensures that the communicating parties achieve synchronization. Both the control signals and data transfer channel can be implemented using the same cosimulation interfaces. For example, you can use a memory-mapped interface for both of them.

# The gplatform tool

The gplatform tool is able to do everything what you can do with armcosim, armzilla, and gezel51. It was introduced as of GEZEL 1.7 to start consolidating the amount of cosimulation tools supported in the GEZEL release without trimming down on the flexibility or capabilities.

Eventually, gplatform will support a wide range of system architectures including single-processor systems, loosely coupled as well as tightly coupled multiprocessor architectures, and homogeneous as well as heterogeneous systems. In a loosely coupled system, each core has a private memory program space. In a tightly coupled system, multiple cores will share a single program space. The current version of gplatform supports loosely-coupled multiprocessor systems including an arbitrary configuration of ARM and i8051 cores.

The command line of gplatform is as follows

gplatform [-d] -c max\_cycles gezel\_file

The system configuration is fully contained within gezel\_file. The -c flag allows to indicate an upperbound for the amount of cycles to simulate. By default, the cosimulation will run until all instruction-set simulators have completed execution of their application program (these stopping conditions may vary from core to core).

,-----

# Cosimulation interfaces for StrongARM

There are three categories of interfaces for the StrongARM ISS.

- 1. Memory-mapped interfaces define a memory-mapped address decoder and intercept memory reads or writes from the ARM software. This is by far the most common and popular method of a hardware-software cosimulation/codesign interface, due to its ease of use and its flexibility. The disadvantage of this interface is communication bandwidth betweem ARM software and GEZEL hardware. This type of interface is implemented using armsystemsource, armsystemsink, and armbuffer.
- 2. Special-function unit (SFU) interfaces define an IO port into the pipeline of the processor, and thus can be used to experiment with ASIP (application-specific instruction-set processor) concepts. The SFU interface was designed by the author of Simit-ARM, [Wei Qin (http://people.bu.edu/wqin/)]. The special-function unit interfaces are triggered by special, reserved instructions. SFU interfaces have a much larger bandwidth into the StrongARM processor than memory-mapped interfaces. This type of interface is implemented using armsfu2x2, armsfu2x1, armsfu3x1.
- 3. Fast-Simplex-Link (FSL) interfaces define a dedicated coprocessor port on the ARM, which is emulated using memory-reads and memory-writes in the ARM software. The FSL interface is defined by the MicroBlaze processor by Xilinx, which also provides detailed documentation for this interface. The gplatform simulator implements an FSL-like interface that enables users to experiment without moving to VHDL or FGPA synthesis. Like the SFU interface, the bandwidth of an FSL interface is higher than that of a memory-mapped interface. This type of interface is implemented using **armfslslave** and **armfslmaster**.

## **Memory-mapped interfaces**

Here is a small example of a hardware-software cosimulation, consisting of a synchronized data transfer. Below is the hardware description in GEZEL.

### A GEZEL description of hardware-side of hardware/software handshake

```
// ARM core running program 'listing13'
ipblock myarm {
  iptype "armsystem";
   ipparm "exec=listing13";
 // Cosimulation interfaces
 ipblock b1(in data : ns(8)) {
   iptype "armsystemsink";
   ipparm "core=myarm";
  ipparm "address=0x80000000";
 ipblock b2(out data : ns(8)) {
   iptype "armsystemsource";
   ipparm "core=myarm";
  ipparm "address=0x80000004";
 ipblock b3(out data : ns(32)) {
   iptype "armsystemsource";
   ipparm "core=myarm";
   ipparm "address=0x80000008";
 // hardware receiver
 dp D2(in req : ns(8); out ack : ns(8); in data : ns(32)) {
  reg reqreg : ns(8);
  reg datareg : ns(32);
  sfg sendack {
   ack = 1;
   sfg sendidle {
   ack = 0;
   sfg read {
   reqreg = req;
   datareg = data;
   $display("data received ", data, " cycle ", $cycle);
 fsm F2(D2) {
  initial s0;
   state s1, s2;
   @s0 (read, sendack) \rightarrow s1;
   @s1 if (reqreg) then (read, rcv, sendidle) \rightarrow s2;
                  else (read, sendack) -> s1;
  @s2 if (reqreg) then (read, sendidle) else (read, sendack)
                                           -> s2;
                                         -> s1;
dp sysD2 {
  sig r, a : ns(8);
sig d : ns(32);
  use myarm;
  use D2(r,a,d);
  use b1(a);
  use b2(r);
  use b3(d);
// connect hardware to cosimulation interfaces
system S {
  sysD2;
i------
```

A GEZEL file for cosimulation will in general include the following elements.

• One or more **cores** which will be simulated using an


instruction-set simulator

■ One or more **cosimulation interfaces** that provide communication

channels from GEZEL to the application programs on the core

■ For the hardware part of the cosimulation, a **hardware** 

description using FSMD semantics.



The first two bullets (cores and cosimulation interfaces) are expressed with the GEZEL library block mechanism (ipblock). An ipblock is a library block with similar semantics as a datapath dp. Library blocks are discussed in detail in GEZEL Library Blocks. For the purpose of this discussion, suffices to say that a library block as a type and one or more parameters. A library block's type is expressed using the ipblock statement, while a library block's parameters are expressed using the ipparm statement.

Lines 1-5 in Listing 12 include an ARM core in the simulation. It has type 'armsystem', which means it is a complete instruction-set simulator including its' program memory. The application program that must be loaded into the program memory is given as a parameter to this library block, on Line 4. In this case, we specify the application program is stored in the executable listing 13.

Lines 6-22 define three cosimulation interfaces between GEZEL and the ARM. These interfaces are unidirectional, memory-mapped interfaces. There are two types of memory-mapped interfaces:

- armsystemsink blocks, such as in lines 8-12. These are channels from GEZEL to the ARM; they are a data sink for GEZEL. These blocks define an input port on the library block where data to be send to the ARM is provided.
- armsystemsource blocks, such as in lines 18-22. These are channels from the ARM to GEZEL; they are a data source for GEZEL. These blocks define an output port on the library block where data that is received from the ARM can be retrieved.

Both armsystemsink and armsystemsource define two parameters using the ipparm field. The first parameter is the name of the ARM core they belong to. The second parameter is the address value of the ARM memory location that is shared

between the GEZEL hardware block and the ARM core.

Lines 24-50 define an example hardware module that can accept values from the software running on the ARM. The module executes a two-phase full-handshake protocol, which uses two control lines (an input req and an output ack). The operations of the protocol are illustrated in Figure 5.6. At the start of the two-phase full-handshake protocol, the hardware module is waiting for the req control signal to become high (lines 46-47). Before driving this signal high, the software will first set the data value to a stable value.

At that moment the second phase of the handshake protocol is entered, and an inverse but symmetric handshake sequence is executed. First the software will drive req to zero, after which the GEZEL hardware model will respond by driving ack to zero (lines 48-49).

A software program that executes this handshake sequence on the ARM is shown next.

#### A C description of software side of hardware/software handshake

```
int main() {
 volatile unsigned char *reqp, *ackp;
  volatile unsigned int *datap;
  int data = 0;
  int i:
  regp = (volatile unsigned char *) 0x80000004;
  ackp = (volatile unsigned char *) 0x80000000;
  datap = (volatile unsigned int *) 0x80000008;
  for (i=0; i<10; i++) {
    *datap = data;
   data++;
    *reqp = 1;
   while (*ackp) { }
    *reqp = 0;
   while (! *ackp) { }
  return 0;
```

The memory-mapped hardware/software interfaces are included in lines 2-3 as pointers of the volatile type. Such pointers are treated with caution by a compiler optimizer. In particular, no assumption is made about the persistence of the memory location that is being pointed at by this pointer. The pointers are initialized in lines 7-9 with values corresponding to the memory addresses used in the GEZEL description.

In lines 11-20, a simple loop is shown that executes the software side of the two-phase full-handshake protocol. Lines 15 and 18 illustrate why the volatile declaration is important. An optimizing C compiler would conclude that reqp is simply overwritten in the body of the loop. In addition, the resulting value is loop-invariant and can be hoisted outside of the loop body. The resulting optimized code would write the value 0 once in reqp and never change it afterwards. By declaring reqp to be a volatile pointer, the compiler will refrain from such optimizations.

Everything is now ready to run the cosimulation. Start by compiling the ARM program using a cross-compiler. The -static flag creates a statically linked executable, a requirement for the ARM ISS.

```
> /usr/local/arm/bin/arm-linux-gcc -static \
    hshakedriver.c -o hshakedriver
```

Next run the cosimulation with gplatform:

```
> gplatform listing12.fdl
armsystem: loading executable [listing13]
armsystemsink: set address 2147483648
data received 0 cycle 29365
data received 1 cycle 29527
data received 2 cycle 29563
data received 3 cycle 29599
data received 4 cycle 29635
data received 5 cycle 29671
data received 6 cycle 29707
data received 7 cycle 29743
data received 8 cycle 29779
data received 9 cycle 29815
Total Cycles: 32450
```

The simulation initializes and then prints a series of 'data received' messages, which are generated by the GEZEL program. The round-trip execution time of the protocol takes 36 clock cycles, a rather high value because we are working with an unoptimized C program and an unoptimized handshake protocol.

### **Example 2 - Dual ARM Cosimulation**

An example of a system with two ARM processors follows next, where data is shipped from one ARM to the next using a dedicated communication bus and an optimized two phase single-sided handshake protocol. The example is comparable in functionality to the previous example, but uses two ARM processors instead of an ARM processor and a hardware module. The system is configured according to the following GEZEL description.

#### GEZEL interconnect description for a two-ARM system

```
ipblock myarm1 +
  iptype "armsystem";
  ipparm "exec=listing15";
ipblock myarm2 {
  iptype "armsystem";
  ipparm "exec=listing16";
 ipparm "period = 2"; // ARM clock = 1/2 system clock
ipblock channelsrc1(out data : ns(32)) {
  iptype "armsystemsource";
  ipparm "core=myarm1";
  ipparm "address=0x80000008";
ipblock channelsnk2(in data: ns(32)) {
 iptype "armsystemsink";
  ipparm "core=myarm2";
  ipparm "address=0x80000008";
dp sys {
 sig src1, snk2 : ns(32);
  use myarm1;
  use myarm2;
 use channelsrc1(src1);
  use channelsnk2(snk2);
  alwavs {
    snk2 = src1;
system S {
 sys;
```

The two cores are called myarm1 and myarm2 respectively. Two memory-mapped interfaces enable a direct connection between these two processors. The cores and interfaces are described using the library block mechanism (Lines 1-22), in a similar fashion as in the previous example. The interconnection network is described using GEZEL semantics, and consists of a very simple point-to-point connection (Lines 24-38).

The software running on each of the cores is shown in Listing 15 and Listing 16 The handshaking protocol ilustrated here is an optimized version of the two-phase full-handshake protocol described earlier. The optimizations include the following.

■ Convert the two-way request-acknowledge handshake with a one-way

request-only handshake, going from the sender to the receiver. This optimization is possible when the receiver is faster than the sender, because the sender can not verify the status of the receiver and thus must assume it is always safe to send data.

Trigger the handshaking on signal level changes rather than signal

levels. This effectively doubles the communication bandwith with respect to a level-triggered case.

Merge the request and data signals into a single shared memory

address. This looses one bit of the useful data bandwidth, but at the same time reduces the number of memory accesses by the ARM. In a RISC processor, memory bus badnwidth is a very scarce resource. In the examples below, the most-significant bit of the data word is used as the request bit for the single-side handshake protocol.

#### A Sender C program of the two-ARM multiprocessor

```
#include <stdio.h>
int main() {
  volatile unsigned int *datap;
  int data = 0;
  int i;
  datap = (unsigned int *) 0x80000008;

for (i=0; i<5; i++) {
    *datap = data | 0x80000000;
    printf("Sender sends %d\n", data);
    data++;

  data &= 0x7FFFFFFF;
    *datap = data;
    printf("Sender sends %d\n", data);
    data++;
}
return 0;
}</pre>
```

## A Receiver C program of the two-ARM multiprocessor

```
#include <stdio.h>
int main() {
  volatile unsigned int *datap;
  int data = 0;
  int i;
  datap = (unsigned int *) 0x80000008;

for (i=0; i<5; i++) {
    do
        data = *datap;
    while (!(data & 0x80000000));

    do
        data = *datap;
    while ( (data & 0x80000000));
}

printf("Receiver complete - last data = %d\n", data);
    return 0;
}</pre>
```

The simulation of this multiprocessor proceeds as follows. First, compile each of the sender and receiver programs into

statically linked ARM-ELF executables.

Next, run gplatform with the GEZEL file as command line argument. gplatform will then load the ARM executables, the GEZEL description, and start the simulation. In the output, messages printed by the sender are interleaved with messages from the GEZEL program.

```
gplatform listing14.fdl
armsystem: loading executable [listing15]
armsystem: loading executable [listing16]
armsystemsink: set address 2147483656
Sender sends 0
Sender sends 1
Sender sends 2
Sender sends 3
Sender sends 4
Sender sends 5
Sender sends 6
Sender sends
Sender sends 8
Sender sends 9
Receiver complete - last data = 9
Total Cycles: 64971
```

## **Special-Function Units**

Here is a brief example that shows how a custom instruction for StrongARM can be created. They can be called from C through the use of the following macro's. In this case, we map the op2x2 instruction (which the StrongARM does not have, of course) to the 'smullnv' instruction. This is a non-implemented instruction which is supported by the StrongARM compiler.

```
#define OP2x2_1(D1,D2,S1,S2) \
    asm volatile ("smullnv %0, %1, %2, %3": \
    "=&r"(D1),"=&r"(D2): \
    "r"(S1),"r"(S2));
```

We will describe the use of OP2x2 with a small example. Consider the following C program. It contains two calls to OP2x2\_1, which will map to a custom instruction of the op2x2 type. This program simply defines the input arguments for op2x2, calls it, and prints the result.

```
int main() {
  int p;
  int a,b,c,d;

a = 10;
  b = 20;
  OP2x2_1(c, d, a, b);
  printf("%d %d %d %d\n", a, b, c, d);

a = 50;
  b = 20;
  OP2x2_1(c, d, a, b);
  printf("%d %d %d %d\n", a, b, c, d);

return 0;
}
```

Here is a corresponding GEZEL program that implements the special-function unit.

```
ipblock myarm {
  iptype "armsystem";
  ipparm "exec = sfudriver";
ipblock armsful(out d1, d2 : ns(32);
                in q1, q2 : ns(32)) {
  iptype "armsfu2x2";
  ipparm "core = myarm";
  ipparm "device = 0";
dp addsub {
use myarm;
sig d1, d2, q1, q2 : ns(32);
use armsful(d1, d2, q1, q2);
always {
 q1 = (d1 + d2);
  q2 = (d1 - d2);
  $display("SFU 2x2 runs at ", $cycle, ": ", q1, " ", q2);
system S {
  addsub:
```

The armsful ipblock in the program defines the interface between StrongARM and GEZEL. This interface provides two outputs (d1 and d2) and two inputs (q1 and q2) as expected for a op2x2 block. The addsub datapath connects to this interface, and performs operations on the values provided by the armsful interface.

The synchronization between StrongARM and the custom datapath in GEZEL is implicit; whenever the StrongARM executes an op2x2 instruction, it provides the input values to the armsful interface, and gives GEZEL one clock cycle to process them. At the end of that clock cycle, the StrongARM takes whatever value is available at the interface back into the program. In this case, the custom datapath is nothing more than a simple add/subtract function.

To compile and simulate this program, run make followed by make sim.

```
> make /usr/local/arm/bin/arm-linux-gcc -static sfudriver.c -o sfudriver
> make sim
  /opt/gezel-2.1/bin/gplatform armsfu.fdl
  core myarm
  armsystem: loading executable [sfudriver]
  SFU 2x2 runs at 0: 0 0
  SFU 2x2 runs at 30791: le fffffff6
  10 20 30 -10
  SFU 2x2 runs at 47074: 46 le
  50 20 70 30
  Total Cycles: 54062
```

See 'Library Blocks' for the definition of other SFU interfaces.

## **Fast Simplex Link**

A 'Fast Simplex Link' implements a point-to-point connection between microblaze and a coprocessor. Several design features ensure high-throughput between the MicroBlaze and the coprocessor

- A FSL is a dedicated, non-shared link, driven by a simple handshake protocol rather than a memory-bys read/write cycle.
- The MicroBlaze processor has dedicated instructions to access the FSL.
- A FSL can be buffered with a dedicated queue, which enables execution overlap of the MicroBlaze operation and the coprocessor.

We build a high-level simulation model of a copy-processor in GEZEL. The copy processor transfers data from an FSL slave to and FSL master. The terminology used by Xilinx ('slave' and 'master') is slightly confusing since these interfaces are not slave or master, but rather 'read' and 'write'. The concept of 'slave' or 'master' implies a predetermined control sequence in the control handshake lines, which is in fact independent of the direction in which the data travels. In any case we will stick to the 'slave' and 'master' terminology. The listing below shows the Copy Coprocessor modeled in GEZEL.

```
ipblock arm1 {
  iptype "armsystem";
  ipparm "exec = fsldrive";
ipblock fsl1(out data : ns(32);
         out exists : ns(1);
             in read : ns(1)) {
 iptype "armfslslave";
  ipparm "core=arm1";
  ipparm "write=0x80000000";
ipblock fsl2(in data : ns(32);
  out full : ns(1);
in write : ns(1)) {
 iptype "armfslmaster";
  ipparm "core=arm1";
  ipparm "read=0x80000004";
  ipparm "status=0x80000008";
: ns(32);
                out read : ns(1);
out wdata : ns(32);
                in full : ns(1);
out write : ns(1))
                             : ns(1)) {
  reg rexists, rfull : ns(1);
  reg rcopy : ns(32);
  alwavs {
  rexists = exists;
  rfull = full;
wdata = rcopy;
  sfg dowrite { write = 1; }
  sfg dontwrite { write = 0; }
  sfg doread { read = 1; }
sfg dontread { read = 0; }
  sfg capture { rcopy = rdata;
                  $display("captures data: ", rdata);
fsm fsm_gezelfslcopy(gezelfslcopy) {
 initial s0;
  state s1, s2, s3;
  @s0 if (rexists) then (capture , doread, dontwrite) -> s1;
                     else (dontread, dontwrite) -> s0;
hen (dontread, dontwrite) -> s1;
  @s1 if (rfull) then (dontread, dontwrite)
                                                       -> s0;
                   else (dowrite , dontread )
dp top {
  sig rdata, wdata : ns(32);
  sig write, read : ns(1);
sig exists, full : ns(1);
  use arm1;
  use fsl1(rdata, exists, read);
  use fsl2(wdata, full, write);
  use gezelfslcopy(rdata, exists, read, wdata, full, write);
system S {
  top;
```

We make use of an ARM instruction-set simulator since a cycle-accurate microblaze ISS is currently not available in GEZEL. The FSL are modeled by means of ipblock constructs (line 6-22). An ARM does not have a FSL and therefore these are emulated through a memory-mapped protocol. The FSL-slide of these ipblock however implement the exact 46

FSL protocol. In other words, any coprocessor that can be functionally verified using cosimulation with this setup, will also work when attached to Microblaze FSL. The memory-mapped protocol through which the ARM drives the FSL works as follows.

- The FSL slave defines a write address. When the ARM writes to this address, that data will be transferred to the FSL slave interface.
- The FSL master defines a read address. When the ARM reads from this address, the last data token provided from the FSL master will be returned. The FSL master also defines a status address. When the ARM reads from this address, the presence of a new token will be indicated. In other words, before accessing the read address, the ARM should test the value of the status address to ensure new data was written into the FSL master by the coprocessor.

The copy processor, line 23-51, is a simple FSMD that alternately drives the input FSL handshake and the output FSL handshake. The minimum latency through the coprocessor is two clock cycles: in the first clock cycle, data is copied from the FSL slave to the internal rcopy register. In the second clock cycle, data is transferred from the internal rcopy register to the FSL master.

A corresponding software driver routine that can run on the strongARM and drive this coprocessor is shown in the following listing. We use initialized pointers to provide a convenient abstraction of memory-mapped interfaces. The ARM memory read/write instructions will result in the corresponding FSL protocol to be executed in the GEZEL model. When we will transfer this program to the actual microblaze coprocessor, we will need to replace these memory reads/writes with actual microblaze FSL instructions

```
#include <stdio.h>
int main() {
    volatile unsigned int *wchannel = (volatile unsigned int *) 0x80000000;
    volatile unsigned int *rchannel_data = (volatile unsigned int *) 0x80000004;
    volatile unsigned int *rchannel_status = (volatile unsigned int *) 0x80000008;
    int i;

    for (i=0; i<5; i++) {
        *wchannel = i;
        while (*rchannel_status != 1);
        printf("Received data %d\n", *rchannel_data);
    }
    return 0;
}</pre>
```

The C file and the GEZEL file can be cosimulated with the GEZEL-based cosimulator, gplatform. Sample simulation output is as follows.

```
> make
/opt/arm-linux-3.2/bin/arm-linux-gcc -static -O3 fsldrive.c -o fsldrive
> make sim
gplatform fslcopy.fdl
core arm1
armsystem: loading executable [fsldrive]
Coprocessor instruction ignored 0xee303110!
Coprocessor instruction ignored 0xee203110!
captures data: 0
Received data 0
captures data: 1
Received data 1
captures data: 2
Received data 2
captures data: 3
Received data 3
captures data: 4
Received data 4
Total Cycles: 71446
```

## Cosimulation interfaces for Microblaze and OPB

GEZEL 2.3 introduces several cosimulation interfaces for Xilinx Microblaze. There is no Microblaze ISS included in the release. Instead, the StrongARM ISS is used as a place-holder for the 32-bit Microblaze RISC. While this approach does not give exact performance estimation, it still allows one to use GEZEL for coprocessor development in a Microblaze-based codesign environment.

The cosimulation interfaces support the following cases:

- The OPB/IPIF interface in Xilinx FPGA's is supported with the following interfaces:
  - Memory-mapped registers
  - Read- and Write-FIFO's
  - Memory-bus
- Fast-Simplex Link Interface available on Microblaze Processors.

## Cosimulation interfaces for 8051

There are two categories of interfaces for the i8051 ISS.

- Port-mapped interfaces attach to port P0, P1, P2, or P3 of the 8051 processor. This type of interface is implemented using i8051systemsource and i8051systemsink.
- Shared-memory interfaces define a shared-memory block attached on the xbus of the 8051 processor. Both GEZEL and the i8051 can read from/write to this memory. This type of interface is implemented using **i8051buffer**.

Let's consider a small example of an 8051 cosimulation, a program that will simply transfer data values from the 8051 microcontroller to the GEZEL simulation

A GEZEL description of the 8051 'hello' coprocessor

```
dp hello_decoder(in
                      ins: ns(8);
                 in
                      din : ns(8)) {
  reg insreg : ns(8);
 reg dinreg : ns(8);
  sfg decode
              { insreg = ins;
                 dinreg = din; }
 sfg hello
               { $display($cycle, " Hello! You gave me ", dinreg); }
fsm fhello_decoder(hello_decoder) {
 initial s0;
  state s1, s2;
  @s0 (decode) -> s1;
  @s1 if (insreg == 1) then (hello, decode) \rightarrow s2;
                       else (decode)
  @s2 	ext{ if (insreg == 0) then (decode)}
                                             -> s1;
                       else (decode)
                                             -> s2;
ipblock my8051 {
  iptype "i8051system";
  ipparm "exec=driver.ihx";
  ipparm "verbose=1";
ipblock my8051_ins(out data : ns(8)) {
  iptype "i8051systemsource";
  ipparm "core=my8051";
  ipparm "port=P0";
ipblock my8051_datain(out data : ns(8)) {
  iptype "i8051systemsource";
  ipparm "core=my8051";
  ipparm "port=P1";
dp sys {
 sig ins, din : ns(8);
 use my8051;
 use my8051_ins(ins);
 use my8051_datain(din);
  use hello_decoder(ins, din);
system S {
  sys;
```

The first part of the program, lines 1—17, is a one-way handshake, that accepts data values and prints them. Of particular interest for this example are the hardware/software interfaces in lines 26—36. The cosimulation interfaces with an 8051 are not memory-mapped but rather port-mapped. The 8051 has four ports, labeled P0 to P3, which are mapped to its' internal memory space but which are available as IO ports on the core. These ports are intended to attach peripherals, and in this case are used to attach a GEZEL processor. To learn more about the 8051, refer to the UCR Dalton project (http://www.cs.ucr.edu/~dalton/i8051/) or the numerous other sources of 8051 information on the web. Here is a driver program in C for this coprocessor.

#### 8051 Driver program for the Hello coprocessor

```
#include <8051.h>
enum {ins_idle, ins_hello};
void sayhello(char d) {
  P1 = d;
  P0 = ins_hello;
  P0 = ins_idle;
}

void terminate() {
   // special command to stop simulator
  P3 = 0x55;
}

void main() {
   sayhello(3);
   sayhello(2);
   sayhello(1);
   terminate();
}
```

The program transfers a values to the GEZEL coprocessor using sayhello in lines 3-8. The include file on line 1 is specific for this 8051 processor. Unlike a standard C program, a C program on the 8051 never terminates, and there is no concept of standard C library. Consequently, there are no printf functions and so on; these would be of little use within a micro-controller. The include file 8051.h contains several defintions, including those of ports P0 to P3. The special function terminate in lines 8 to 11 is used to stop the cosimulation. It writes the hex value '55' to port P3 (this is a specific convention for this simulator).

The simulation proceeds as follows. First compile the 8051 program, using the Small Devices C Compiler (sdcc)

```
>sdcc listing18.c
```

The compiler creates several intermediate files, as well as a hex-dump format of the compiled code in Intel Hex format, listing 18.ihx. Next, run the gplatform simulator to execute the cosimulation.

```
>gplatform listing17.fdl
i8051system: loading executable [listing18.ihx]
0xFF
        0x03 0xFF 0xFF
        0x03 0xFF 0xFF
9612 Hello! You gave me 3/3
0x00
        0x03 0xFF 0xFF
0x00
        0x02 0xFF 0xFF
0x01
        0x02 0xFF 0xFF
9753 Hello! You gave me 2/2
        0x02 0xFF 0xFF
0x00
0x00
        0x01 0xFF 0xFF
0x01
        0x01 0xFF 0xFF
9894 Hello! You gave me 1/1
0 \times 0.0
        0x01 0xFF 0xFF
0x00
        0x01 0xFF 0x55
Total Cycles: 9987
```

The output of the simulation shows the \$display output from GEZEL, in addition to a value-change trace of the 8051's ports (P0 to P3). The 8051 uses many clock cycles; there is one 'machine cycle' for each 12 clock cycles. Typically, a single instruction can execute in one machine cycle.

## Cosimulation interfaces for PicoBlaze

The picoblaze is instantiated as a single block in the simulation. For a description of the picoblaze microcontroller, please refer to the documentation of Xilinx. The model implemented in GEZEL is a cycle-true implementation based on the instruction-set simulator kpicosim by Mark Six. The encapsulation into a cycle-true interface was designed by Eric Simpson.

Here is a small example of a GEZEL design that uses a picoblaze processor.

```
ipblock mypico (out port_id : ns(8);
                out write_strobe : ns(1);
                out read_strobe : ns(1);
                out out_port : ns(8);
                in in_port : ns(8);
                in interrupt : ns(1);
                out interrupt_ack : ns(1);
                in reset : ns(1);
                in clk: ns(1)) {
    iptype "picoblaze";
    ipparm "exec=SMALL.DEC";
    ipparm "verbose=0";
dp shw(in a
               : ns(8);
       in addr : ns(8);
       in ws : ns(1)) {
  reg k : ns(8);
  always {
    k = a;
    $display("* ", $cycle, " P->G: V = ", a, " addr = ", addr, " ws = ", ws);
dp cnt(out a
              : ns(8);
       in addr : ns(8);
      in rs
              : ns(1)) {
  reg c : ns(8);
  always {
  c = c + 1;
   a = c;
dp top {
  sig port_id, out_port, in_port : ns(8);
  sig write_strobe, read_strobe, interrupt, interrupt_ack : ns(1);
  sig reset, clk : ns(1);
  use mypico(port_id,
             write_strobe,
             read_strobe,
             out_port,
             in_port,
             interrupt,
             interrupt ack.
             reset,
             clk);
 use cnt(in_port, port_id, read_strobe);
  use shw(out_port, port_id, write_strobe);
  always {
    interrupt = 0;
    reset = 0;
    clk = 0;
system S {
  top;
```

The design attaches a free-running counter to the input data port of a picoblaze, and prints whatever is generated on the output data port of the picoblaze. Note that the reset and clk ports have no meaning for the GEZEL simulation - they are only there to create an exact pin-compatible copy of the picoblaze processor in the top-level netlist.

The program running on the picoblaze is written in picoblaze assembly. Again, refer to the documentation by Xilinx for a description of available picoblaze instructions. Here is a small program that copies the input to the output, while adding 1.

```
ENABLE INTERRUPT
LOOP: INPUT SA,25
ADD SA,01
OUTPUT SA,10
JUMP LOOP
```

We can convert that program into a binary (hex) file with the picoblaze assembler.

```
> make
wine ~/picoblaze/KCPSM3/Assembler/KCPSM3.EXE small.psm >& /dev/null
```

The resulting program and architecture can next by simulated with gplatform:

```
> make sim
../../build/bin/gplatform -c 5000 pb.fdl
picoblaze: executable [exec=SMALL.DEC]
(RESET EVENT)
    0 \text{ P} - > G: V = 20 \text{ addr} = b8 \text{ ws} = 0
    1 P->G: V = 20 addr = b8 ws = 0
    2 P -> G: V = 20 addr = 25 ws = 0
    3 \text{ P->G: } V = 20 \text{ addr} = 25 \text{ ws} = 0
    4 \text{ P} - > G: V = 20 \text{ addr} = 25 \text{ ws} = 0
    5 \text{ P->G: } V = 20 \text{ addr} = 25 \text{ ws} = 0
    6 \text{ P->G: V} = 4 \text{ addr} = 10 \text{ ws} = 0
    7 \text{ P->G: V} = 4 \text{ addr} = 10 \text{ ws} =
    8 \text{ P->G: } V = 4 \text{ addr} = 10 \text{ ws} = 0
    9 \text{ P->G: } V = 4 \text{ addr} = 10 \text{ ws} = 0
* 10 P->G: V = 4 \text{ addr} = 25 \text{ ws} = 0
  11 P->G: V = 4 addr = 25 ws = 0
* 12 P->G: V = 4 addr = 25 ws = 0
  13 P->G: V = 4 \text{ addr} = 25 \text{ ws} = 0
* 14 P->G: V = c \ addr = 10 \ ws = 0
* 15 P->G: V = c \ addr = 10 \ ws = 1
* 16 P->G: V = c \ addr = 10 \ ws = 0
  17 P->G: V = c \ addr = 10 \ ws = 0
```

As can be seen, the first output instruction is at cycle 6 (the write strobe goes high in the second cycle of the output instruction, showing ws = 1 at cycle 7). The data written out at that point is 4. Consequently, considering the picoblaze assembly program, we conclude that this data was captured in cycle 3.

A picoblaze is particularly effective in coping with complex control situations. If you find yourself developing FSM after FSM, with no improvement in sight, it may be useful to reconsider your approach to control design, and try to use a picoblaze controller.

# Things to keep in mind with cosimulation

In general, the speed of a good instruction-set simulator is far higher than that of the GEZEL kernel. This is because an ISS is developed with the architecture of the processor it must model in mind, which is not possible for the GEZEL kernel. Also, the GEZEL kernel uses scripted simulation, rather than compiled simulation.

As an optimization, the GEZEL simulator uses a strategy of sleep/awake modes as was discussed in GEZEL\_Standalone\_Simulation#The\_simulation\_algorithm. This mode switching is also important for cosimulation. If this is possible, a user should develop the GEZEL hardware model in such a way that periods of idle or inactive operation also imply no datapath register changes and no state changes in the GEZEL controllers. This will result not only in a more energy efficient implementation (less useless toggling nets), but also in improved simulation speed.

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Instruction-set\_Cosimulation"

■ This page was last modified 21:24, 7 January 2008.

# **GEZEL SystemC Cosimulation**

### From Gezel2

### **Contents**

- 1 Cosimulating GEZEL with SystemC
- 2 Cosimulation Setup
- 3 GEZEL/SystemC Cosimulation Interfaces
- 4 A FIR filter
- 5 Why GEZEL with SystemC?

# Cosimulating GEZEL with SystemC

GEZEL supports cosimulation with SystemC, a C++ library for hardware modeling as well as system level simulation created by the Open SystemC Initiative. SystemC can be downloaded from http://www.systemc.org. A detailed reference manual for SystemC is included in the release available from that website. This chapter presents the cosimulation interfaces between GEZEL and SystemC. This cosimulation interface allows users with legacy SystemC code to try out GEZEL modeling without leaving their existing system level environment.

# **Cosimulation Setup**

The coupling between GEZEL and SystemC is done by integrating GEZEL as one or more modules (SC\_MODULE) in SystemC.

- A single module is required to couple the GEZEL kernel to the SystemC kernel. In the resulting simulation, GEZEL is a slave simulator attached to a SystemC clock.
- One additional module is required for each data channel from GEZEL to SystemC or the other direction.

The same remarks as made in Section 5.1 on page 40 hold: the cosimulation interfaces for data exchange do not guarantee synchronization of the GEZEL application with the SystemC application. A synchronization protocol might still be required.

GEZEL uses a scripted approach for designs, while SystemC uses a compiled approach. Therefore, running a cosimulation must be done in two separate steps.

- A SystemC program must be written that uses the GEZEL cosimulation interface, included in the C++ library libgzlsysc.a. This library is part of the standard GEZEL release, provided it has been configured with SystemC support (See GEZEL Installation). This SystemC program must be compiled and linked into an executable. The resulting program will have a module, the GEZEL model, which is defined by means of a filename, say mygezel.fdl.
- When running the SystemC executable, the GEZEL description included in mygezel.fdl will be parsed in before the SystemC simulation starts, as part of the simulator initialization.

Once the SystemC executable is created, step 2 can be taken many times and each time the GEZEL description can be

changed. Typically, the GEZEL parse times are only a fraction of the SystemC compilation times. When a module is interactively being debugged, GEZEL offers a more responsive way of working than the compiled approach.

# **GEZEL/SystemC Cosimulation Interfaces**

As with C-based cosimulation discussed in Section 5.2 on page 41, a cosimulation interface has two sides: one side in GEZEL and one side in the cosimulated environment. The cosimulation interfaces on the GEZEL side will be captured in an ipblock. The cosimulation interfaces on the SystemC side will be captured in SC\_MODULE.

GEZEL interfaces are unidrectional, and must specify the symbolic name of the interface variable they capture. An interface that transports data from GEZEL to SystemC is captured in a systemcsink. An interface that transports data from SystemC to GEZEL is captured in a systemcsource.

This example presents an interface to transport 32-bit signed numbers from SystemC to GEZEL. The symbolic interface name is sample, this is the name that SystemC will refer to.

```
ipblock systemc_sample(out data : tc(32)) {
  iptype "systemcsource";
  ipparm "var=sample";
}
```

This example presents an interface to transport 1-bit numbers from GEZEL to SystemC. The symbolic interface name is output\_data\_ready.

```
ipblock systemc_output_data_ready(in data : ns(1)) {
   iptype "systemcsink";
   ipparm "var=output_data_ready";
}
```

The cosimulation interfaces at the SystemC side are complementary to the above ones. They are represented as SC\_MODULE of the type gezel\_inport or gezel\_outport. These module types are declared in an include file systemc\_itf.h, which is part of the standard GEZEL installation. The counterparts for the above interfaces in SystemC are defined as follows.

```
#include "systemc_itf.h??
gezel_inport block1("block1","sample");
block1.datain(sample_int);
gezel_outport block2 ("block2","output_data_ready");
block2.dataout(output_data_ready_int);
```

The SystemC modules accept two parameters, the first being the SystemC module name, and the second the name of the interface variable. The SystemC modules each define also an input- resp output-port as datain resp dataout. In the current version of the GEZEL/SystemC cosimulation interface, the type of these ports is fixed to sc\_int<32>.

The SystemC/GEZEL cosimulation gives SystemC control over the GEZEL file that should be used, as well as over the clock that should be used for the simulation. A SystemC module called gezel\_module is used for this purpose. This module is declared in systemc itf.h as well.

Assuming that clock is an sc\_clock, then the following SystemC definition will read in the GEZEL file fir.fdl upon simulation startup, and connect the GEZEL simulator to clock. This means that each upgoing positive edge in clock will result in a single cycle of GEZEL simulation.

```
gezel_module G("gezel_block", "fir.fdl");
G.clk(clock.signal());
```

In the current version of the GEZEL/SystemC cosimulation interface, only a single GEZEL file can be read in a SystemC simulation.

## A FIR filter

To illustrate the use of the interface, design a FIR filter starting from the FIR filter included in the current SystemC 2.0.1 release. This example is a 16-bit FIR filter included under examples/systemc/fir. The goal is to substitute the FIR core in SystemC with an identical FIR in GEZEL, while keeping the surrounding testbench identical. First, look at the way the SystemC version of the filter is integrated (file main\_rtl.cpp) in sc\_main:

```
sc_clock clock;
sc_signal<bool> reset;
sc_signal<bool> input_valid;
sc_signal<int> sample;
sc_signal<bool> output_data_ready;
sc_signal<int> result;
fir_top fir_top1 ( "process_body");
fir_top1.RESET(reset);
fir_top1.IN_VALID(input_valid);
fir_top1.SAMPLE(sample);
fir_top1.OUTPUT_DATA_READY(output_data_ready);
fir_top1.RESULT(result);
fir_top1.CLK(clock.signal());
```

The block has three input ports and two output ports. Each of these ports will map to either a gezel\_inport or a gezel\_outport. In addition, a gezel\_module will be required to hook up the GEZEL simulator into SystemC.

However, the signal types of the testbench do no correpond to the types supported by the cosimulation interfaces. A possible solution is to insert type translation modules in the SystemC simulation. For example, the following block converts bool (such as needed for input\_valid) into an sc\_int<32>.

```
SC_MODULE(bool2int32) {
    sc_in< bool > din;
    sc_out< sc_int<32> > dout;

SC_CTOR(bool2int32) {
    SC_METHOD(run);
    sensitive << din;
    }
    void run() {
        if (din.read()) dout.write(1); else dout.write(0);
    }
};</pre>
```

While not particularly compact nor fast, this glue code will do the job until the cosimulation interfaces will support a wider range of types. Now substitute the original fir\_top in main\_rtl.cpp with a GEZEL version as follows:

```
#include "systemc_itf.h"
int sc_main (int argc , char *argv[]) {
  sc_signal<sc_int<32> > reset_int;
  sc_signal<sc_int<32> > input_valid_int;
  sc_signal<sc_int<32> > output_data_ready_int;
  sc_signal<sc_int<32> > sample_int;
  sc_signal<sc_int<32> > result_int;
  bool2int32 b1("b1");
        b1.din(reset); b1.dout(reset_int);
  bool2int32 b2("b2");
        b2.din(input_valid); b2.dout(input_valid_int);
  int322bool b3("b3");
        b3.din(output_data_ready_int); b3.dout(output_data_ready);
  int2int32 b4("b4");
        b4.din(sample); b4.dout(sample_int);
  int322int b5("b5");
       b5.din(result_int); b5.dout(result);
  gezel_module G ("gezel_block", "fir.fdl");
        G.clk(clock.signal());
  gezel_inport fir_reset("fir_reset","reset");
        fir_reset.datain(reset_int);
  gezel_inport fir_in_valid("fir_in_valid", "input_data_valid");
        fir_in_valid.datain(input_valid_int);
  gezel_inport fir_sample("fir_sample", "sample");
        fir_sample.datain(sample_int);
  gezel_outport fir_output_data_ready (
    "fir_output_data_ready","output_data_ready");
  fir_output_data_ready.dataout(output_data_ready_int);
  gezel_outport fir_result("fir_result", "result");
  fir_result.dataout(result_int);
```

Five extra signals are created of type sc\_int<32>. These are connected to the GEZEL interfaces and conversion blocks to resolve the type conversion issues discussed earlier. The fir\_top1 module will be replaced by a GEZEL file defined in fir.fdl. This file will replace fir\_data.cpp and fir\_fsm.cpp.

## A FIR algorithm in GEZEL

```
dp fir(in reset
                                 : ns(1);
        in input_valid
                              : IIS(1,,
: tc(32);
        in sample
        out output_data_ready : ns(1);
        out result
                                  : tc(32))
   lookup coefs : tc(9) = \{ -6, -4, 13, 16, -18, -41, 23, 154, 
                                222, 154, 23, -41,
-18, 13, -4, -6};
  reg rdy
                : ns(1);
  reg rreset : ns(1);
  reg rsample : tc(32);
  reg acc : tc(19);
reg shft0, shft1, shft2, shft3 : tc(6);
reg shft4, shft5, shft6, shft7 : tc(6);
reg shft8, shft9, shft10, shft11 : tc(6);
  reg shft12, shft13, shft14, shft15 : tc(6);
  sfg read {
   rsample = sample; rdy = input_valid; rreset = reset;
  sfg rst {
    acc=0; shft0=0; shft1=0; shft2=0; shft3=0; shft4=0; shft5=0; shft6=0; shft7=0;
    shft8=0; shft9=0; shft10=0; shft11=0;
    shft12=0; shft13=0; shft14=0; shft15=0;
  sfq shft {
    shft0=rsample; shft1=shft0; shft2=shft1;
shft4=shft3; shft5=shft4; shft6=shft5;
                                                         shft3=shft2;
                                                         shft7=shft6;
    shft8=shft7; shft9=shft8; shft10=shft9; shft11=shft10;
    shft12=shft11; shft13=shft12; shft14=shft13; shft15=shft14;
  sfq phi0 {
    acc = shft14 * coefs(15) + shft13 * coefs(14) +
           shft12 * coefs(13) + shft11 * coefs(12) +
           sample * coefs(0);
  sfg phi1 {
    acc = acc + shft10 * coefs(11) + shft9 * coefs(10)
               + shft8 * coefs(9) + shft7 * coefs(8);
  sfg phi2 {
    acc = acc + shft6 * coefs(7) + shft5 * coefs(6)
+ shft4 * coefs(5) + shft3 * coefs(4);
  sfq phi3 {
    result = acc + shft2 * coefs(3) + shft1 * coefs(2)
                   + shft0 * coefs(1);
     output_data_ready = 1;
  sfg noout { result = 0; output_data_ready = 0;}
fsm cfir(fir) {
  initial s0;
  state s1, s2, s3, s4;
  @s0 (read, noout, phi0) -> s1;
@s1 if (rreset) then (read, rst, noout) -> s1;
      else if (rdy) then (read, noout, phi1) -> s2;
           else (read, noout, phi0)
                                                    -> s1;
  @s2 (noout, phi2)
                          -> s3;
  @s3 (phi3, shft, read) -> s1;
// interfaces
ipblock systemc_reset(out data : ns(1)) {
  iptype "systemcsource"; ipparm "var=reset";
ipblock systemc_input_valid(out data : ns(1)) {
  iptype "systemcsource"; ipparm "var=input_data_valid";
ipblock systemc_sample(out data : tc(32)) {
  iptype "systemcsource"; ipparm "var=sample";
ipblock systemc_output_data_ready(in data : ns(1)) {
  iptype "systemcsink"; ipparm "var=output_data_ready";
ipblock systemc_result(in data : tc(32))
 iptype "systemcsink"; ipparm "var=result";
dp sysfir {
  sig reset, input_valid, output_data_ready : ns(1);
                                                                                                                          57
  sig sample, result : tc(32);
  use fir(reset, input_valid, sample, output_data_ready, result);
```

use systemc\_reset(reset);

use systemc\_input\_valid(input\_valid);

The filter has the same data I/O as the set of interfaces in the SystemC main function (lines 2—5). The filter coeffcients are included as a lookup array (line 6—9). The design also includes registers for condition flags as well as for an accumulator and filter taps for the FIR (lines 10—17). The datapath is composed of a series of instructions that can evaluate the 16 filter taps in four clock cycles (lines 18—52). Thus, there are four multiply-accumulates per instruction.

The filter controller description starts from line 53. The sequencing is dependent on the reset input (which will reset the set of filter taps) and the input\_available input. As soon as this control signal is asserted, the filter will go into one iteration of the algorithm and evaluated the 16 taps of the filter in four subsequent instructions.

The SystemC interfaces are expressed in lines 65—80. These interfaces are simply the couterparts of the ones we have added in main\_rtl.cpp. Finally, a system block connects the filter core to the interfaces. Now you can compile the SystemC description, link the cosimulator and start the simulation. The compile command for main\_rtl.cpp, assuming an installation under /home/guest looks as follows:

The link command that creates the cosimulator is as follows.

```
g++ -g stimulus.o display.o fir_fsm.o fir_data.o \
    main_rtl.o -L/home/guest/gezel/build/lib/ \
    -lgzlsysc -lfdl -lgzlsysc \
    -L/home/guest/systemc-2.0.1/lib-linux -lsystemc \
    -lgmp -o systemc_cosim
```

# Why GEZEL with SystemC?

The goals of GEZEL and SystemC are not the same. GEZEL focuses on easy modeling of cycle-true micro-architectures. SystemC focuses on solving system integration problems. Both have their place in the design of a complete system. GEZEL will be particularly useful when any of the following is an issue or critical requirement for you.

■ Compilation Time. GEZEL does not need to be compiled; it is parsed and interpreted. Compiling a model over and over again for each modification takes time, even if it's only a few seconds for each iteration. For example, in the above FIR filter example, if we make a small modification inside of the SystemC model (in fir\_data.cpp), then recompiling that file and relinking the SystemC model takes 2.5 seconds on a 3GHz Pentium PC. Making a modification to fir.fdl on the other hand and reloading the file takes less then 0.1 seconds.

In addition, the authors have shown in their research that GEZEL achieves the same simulation speed at cycle-true level as SystemC. So, interpreted does not have to mean slow.

- **Code Generation.** GEZEL has a build-in path to VHDL implementation.
- Error Messages. GEZEL generates error messages directly upon parsing, and directly in terms of the FSMD model. A SystemC design generates C++ error messages. This difference has important consequences on readability, and is most easy to demonstrate by means of an example. Next are two error messages for a similar type of error. The first one is from SystemC:

```
main_gezel.cpp:95:
error: no match for call to `(sc_out<sc_dt::sc_int<32> >) (
    sc_signal<bool>&)'
/home/schaum/systemc-2.0.1/include/systemc/communication/sc_port.h:230: error: candidates
    are: void sc_port_b<IF>::operator()(IF&)
        [with IF = sc_signal_inout_if<sc_dt::sc_int<32> >]
/home/schaum/systemc-2.0.1/include/systemc/communication/sc_port.h:239: error:
        void sc_port_b<IF>::operator()(sc_port_b<IF>&)
        [with IF = sc_signal_inout_if<sc_dt::sc_int<32> >]
make: *** [main_gezel.o] Error 1
```

And here is the error message for a similar offense from GEZEL:

```
*** Error: Signal has no driver S.reset

Context:
(96)      }
(97)
(98)      system S {
(99) >>> fir(reset,input_valid,sample,output_data_ready,result);
(100)      systemc_reset(output_data_ready);
(101)      systemc_input_valid(input_valid);
```

Without going into the details of the exact error cause, the issue we are pointing at is easy to see.

- Simplicity. GEZEL has simple FSMD semantics, easy to learn and to remember. Simple is not always better, but if the task is well defined as the creation of a micro-architecture using FSMD, then GEZEL may be just the tool you need.
- **Deterministic Simulation.** GEZEL hardware does not (and cannot) generate race conditions. A semantically correct GEZEL model will never generate an 'X' during hardware simulation.

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_SystemC\_Cosimulation"

■ This page was last modified 00:58, 1 May 2007.

# **GEZEL Java Cosimulation**

### From Gezel2

### **Contents**

- 1 Cosimulating GEZEL with JAVA
- 2 The GEZEL JAVA Native Interface
- 3 A small example
- 4 Cosimulation with AVRORA

# **Cosimulating GEZEL with JAVA**

GEZEL supports cosimulation with JAVA, by means of a few native interface classes. This is useful if you need to integrate GEZEL into a JAVA-based simulation environment.

In this chapter, the native interface classes are presented, as well as a few examples. Before you start working with JAVA, make sure you have correctly set up a working JAVA environment, and that you have enabled to JAVA cosimulation capabilities of GEZEL (See Installing GEZEL).

## The GEZEL JAVA Native Interface

In JAVA, the interface between GEZEL and JAVA is based in three classes. GezelModule enables to load GEZEL code, and GezelInport and GezelOutport enable communication for writing to GEZEL and reading from GEZEL respectively.

In GEZEL, the interface between GEZEL and JAVA is based on two library blocks, one that will attach to a GezelInport class and another one that will attach to a GezelOutport class. GEZEL is assumed to be configured as a slave simulator, i.e. the GEZEL clock will be controlled out of JAVA.

■ A GezelModule is initialized using a GEZEL source file as argument. This file is parsed during instantiation of the JAVA object. Once the object is instantiated, the GEZEL simulation can be advanced one clock cycle by calling tick(). In the present implementation of the cosimulation interface, only a single GezelModule class is allowed per JAVA program. This class can of course contain multiple FSMD modules that each have their own interface to the JAVA program.

```
class GezelModule {
   public native void loadfile(String filename);
   public native void tick();
   GezelModule(String filename) {
      loadfile(filename);
   }
}
```

■ A GezelInport is a communication channel from JAVA to GEZEL. During construction of such a port, a symbolic name must be given to this part. This symbolic name can be referred to from within GEZEL to link up to corresponding library block. Once the port class is created, data can be send to GEZEL using the write() method. Communication is always immediate and will be available to GEZEL during the next clock cycle.

```
class GezelInport {
   int portId;
   static int glbPortId;
   public native void portname(String portname);
   public native void write(int n);
   GezelInport(String _portname) {
      portId = glbPortId++;
      portname(_portname);
   }
}
```

■ A GezelOutport is a communication channel from GEZEL to JAVA. During construction of this object, a symbolic name must be given that can be referred to from within GEZEL. Once the object is created, data can be read from GEZEL using the read() method. Communication is immediate, and will return the value evaluated by GEZEL in the present clock cycle.

```
class GezelOutport {
   int portId;
   static int glbPortId;
   public native void portname(String _portname);
   public native int read();
   GezelOutport(String _portname) {
      portId = glbPortId++;
      portname(_portname);
   }
}
```

# A small example

We present the case of a counter in GEZEL, integrated into a JAVA simulation. The increment value of the counter will be programmed out of JAVA. First, consider the GEZEL description of the counter.

#### A GEZEL counter interfacing to JAVA

```
dp mycounter(in v : ns(32)) {
  reg a : ns(5);
   always run {
    a = a + v;
    $display("counter = ", a);
  }
}
ipblock myjavasource(out data : ns(32)) {
   iptype "javasource";
   ipparm "var=myinput";
}
dp syscounter {
   sig a : ns(32);
   use mycounter(a);
   use myjavasource(a);
}
system S {
   syscounter;
}
```

A counter block (Lines 1—8) is attached to a library block that represents the JAVA interface (Lines 10—13). The javasource library block transports data from JAVA to GEZEL. This particular block has the symbolic variable name myinput (Line 12). The JAVA code that uses this counter block is shown next.

#### JAVA driver for GEZEL counter

```
class counter3 {
   public static void main(String[] args) {
      System.loadLibrary("gzljava"); // gezel-java interface
      GezelModule m = new GezelModule("counter3.fdl");
      GezelInport p = new GezelInport("myinput");

      p.write(5);
      for (int i=0; i < 10; i++) {
            m.tick();
      }
   }
}</pre>
```

The JAVA-GEZEL interface makes use of native class implementations, which must be read in and linked at runtime. A shared library gzljava is loaded for this purpose at line 3. Lines 4 and 5 illustrate how a GEZEL module is instantiated, and a communication channel is established. The GEZEL file is parsed during construction of the GezelModule class. Lines 4—10 give a small example how the GEZEL counter is exercised. An increment value of 5 is provided, and the GEZEL simulation is run for 10 clock cycles.

To compile and run this cosimulation, first compile the JAVA code into a class file. The class path is set up to point to the location of the native classes for the GEZEL interface. This path will vary depending on the location where you have installed the GEZEL environment.

```
javac -classpath build/share counter3.java
```

You are now ready to run. You need to make sure the JAVA virtual machine will be able to find the GEZEL-JAVA shared library that contains the GEZEL simulator. This can be done through the environment variable LD\_LIBRARY\_PATH. You also need to make sure the native classes for the GEZEL interface can be found, by selecting an appropriate classpath parameter. With these two paths correctly set, the simulation generates the following output.

```
> export LD_LIBRARY_PATH=build/lib;
    java -classpath build/share:. counter3
javasource: set variable myinput
counter = 0/5
counter = 5/a
counter = a/f
counter = f/14
counter = 14/19
counter = 19/1e
counter = 19/1e
counter = 19/3
counter = 3/8
counter = 8/d
counter = d/12
```

# **Cosimulation with AVRORA**

The JAVA cosimulation interface can be used to cosimulate GEZEL with the AVRORA simulator, an instruction-set simulator for the Atmel AVR developed by B. Titzer at UCLA (http://compilers.cs.ucla.edu/avrora/). Some examples of AVR-GEZEL cosimulation are provided in the examples directory of GEZEL (test/java/arvorax). In order to use the AVR cosimulator, you will need to download and configure the AVRORA tools, as well as a cross-compiler for the AVR.

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Java\_Cosimulation"

■ This page was last modified 14:52, 1 November 2007.

# **GEZEL Library Blocks**

### From Gezel2

GEZEL supports predesigned library blocks. At the outside, these look like datapath modules, and they can be used in the same way. However, their inside is not written in GEZEL code. Instead, the behavior of library blocks is written in C++ and compiled directly into the GEZEL kernel. This enables blocks that run much faster than cycle-true models in GEZEL, for example by raising the simulation abstraction level. It also allows to introduce features in a GEZEL simulation that are not supported in GEZEL code, such as special types of IO or host system function calls. This chapter presents the use of GEZEL library blocks. This includes the general modeling and usage properties of library blocks, as well as a catalog of available library blocks. And finally, you can also introduce your own library blocks into the GEZEL kernel.

### **Contents**

- 1 Library Blocks Definition
- 2 Catalog of Library Blocks: GEZEL Kernel Blocks
- 3 Catalog of Library Blocks: gplatform Blocks
- 4 Catalog of Library Blocks: SystemC Blocks
- 5 Custom Library Blocks
- 6 Other member functions for aipblock

# **Library Blocks Definition**

GEZEL library blocks are created with the keyword ipblock. They define three elements. First, they define their IO interface, just as a datapath module does. Second, they define their type. And third, they define an optional number of parameters. Consider the RAM library block as an example. This block is part of the standard configuration GEZEL kernel, and is used to simulate a RAM memory. It has an outline that correponds to RAM cell; it define an address bus, a data input and — output bus, and read/write control lines. The RAM library block is parametrizable in size and wordlengh, as well. The following GEZEL definition creates a RAM block of 32 positions, of 8-bit words.

A library block with name M is created. It defines five ports. including the address bus (address), write and read control strobes (wr, rd), an input data bus (idata) and an output data bus (odata). Next is an indication of the library block type, in the iptype statement. Then, a number of library block parameters can be given. These are dependent on the type of the library block. For a RAM, the worldlength of the databus (wl) and the number of memory locations (size) can be specified. GEZEL will issue a warning when a parameter field is found that is not supported by the library block. The names as well as the order of the ports of a library block are determined by the type. For a particular type, there is only one ordered set of names, with each port having a predefined direction. For a library block of type ram for example, the first port must be called address and it must be an input. GEZEL will issue a warning when there is a mismatch detected. Once a library block is instantiated, it can be used like any other datapath module. Library blocks can be included within other datapaths using the use statement (See GEZEL Datapath Design). The next program fills up the RAM module

defined above, and next reads it out again.

#### A RAM library block testbench

```
ipblock M(in address : ns(5);
           in wr,rd : ns(1);
in idata : ns(8);
           out odata : ns(8)) {
  iptype "ram";
  ipparm "wl=8";
  ipparm "size=32";
dp tmac(out address : ns(5);
         out wr, rd : ns(1);
         out idata : ns(8);
         in odata
                        : ns(8)) {
   reg ar : ns(5);
   reg idr, odr : ns(8);
   sfg write { wr = 1; rd = 0; idata = idr; odr = odata; address = ar;
$display($cycle, ":ar ", ar, " idata ", idata);
   sfg read { wr = 0; rd = 1; address = ar; odr = odata; idata = idr;
  $display($cycle, ":ar ", ar, " odata ", odata);
   sfg incadr { ar = ar + 1; idr = idr + 1;}
   sfg clraddr { ar = 0; }
fsm ftmac(tmac) {
           s1;
  state
  initial s0;
  @s0 if (ar == 4) then (write, clraddr ) \rightarrow s1;
  else (write, incadr) -> s0;
@s1 if (ar == 4) then (read, clraddr) -> s0;
       else (read, incadr) -> s1;
dp sysRAM {
  sig adr : ns(5);
  sig w, r : ns(1);
 sig i, o : ns(8);
use M (adr, w, r, i, o);
  use tmac(adr, w, r, i, o);
system S {
  sysRAM;
```

The testbench that drives the RAM module is included in lines 10—34. The first five locations of the RAM are first written with an increasing number sequence, and next these five locations are read out again.

# Catalog of Library Blocks: GEZEL Kernel Blocks

The following table enumerates the different library blocks. Some library blocks, such as cosimulation interfaces, are part of a particular simulator configuration.

Library Blocks in the GEZEL Kernel (available for all programs)				
ram	Function	The RAM block implements a RAM cell with separate read and write control strobes, and a separate data input and data output. One read and one write access is possible per clock cycle.		
	IO	address	input, ns(log2(size)), holding the address for the RAM.	
		wr	input, ns(1). write asserted high.	
		rd	input, ns(1), read asserted high.	
		idata	input, ns(wl), input data bus.	

		odata	output, ns(wl), output data bus.	
	Parameters		wordlength of data bus (wl>0)	
		size	number of RAM locations.	
tracer	Function	The tracer block implements equivalent functionality as the \$trace directive, and records the values of a signal into a file at each clock cycle.		
	Ю	data	input, ns(userdefined), data input	
	Parameters	file	quoted string with filename	
		wl	wordlength of numbers in file	
rom	Function	Contributed by A.V.Lorentzen and J.Steensgaard-Madsen, DTU (Denmark's Technical University). Originating from an implementation of Andrew Tanenbaum's Mic-1 that conforms to Ray Ontko's Java simulator for it.  The ipblock may represent an initialised Mic-1 microcontrol store. The contents may come from a file generated by the microprogram assembler provided by Ray Ontko. Beware of possible endianness problems if you want to generate the contents differently.		
	IO	address input, ns(log2(size)) holding an address of the least number of 8-bit b of holding one word of wl-bits (left justified)		
		rd	input, ns(1), read asserted high	
		odata	output, ns(wl), output data	
	Parameters	size	number of locations	
		wl	wordlength	
		file	name of file with initial contents	
		startbyte	(default 4), number of bytes to skip in file	
ijvm	Function	by A.V.Lorentzen and J.Steensgaard-Madsen, DTU (Denmark's Technical Originating from an implementation of Andrew Tanenbaum's Mic-1 that conforms o's Java simulator for it.  may represent a Mic-1 store with an ijvm-program preloaded. The file from which d program is read may be generated by the ijvm-assembler provided by Ray Ontko. version conforms completely to Ray's programs, including the restriction to just two is. Parameters sp, lv, and cpp must be bound to the initial values of the Mic-1 h these names. They do not need to be set to the values chosen in Ray Ontko's Java		
	IO	address	input, ns(log2(size)), holding the address of a 32-bit data word	
		wr	input, ns(1), write asserted high	
		rd	input, ns(1), read asserted high	
		idata	input, tc(32), input data bus	
		odata	output, tc(32), output data bus for values	
		bytes	input, ns(log2(size)) holding the address of a 4-bytes code sequence	
		fetch	input, ns(1), read asserted high	
		byteval	output, ns(32), output data bus for code	
	Parameters	size	number of locations	
		file name of file with initial contents		

		sp	initial value of register stack pointer register		
		lv	initial value of local variables register		
		срр	initial value of constant pool pointer register		
filesource	Function	The filesource block allows to fetch stimuli from an external file. Wordlength and representation base are parametrizable. The block has a variable number of data ouputs. When the user wires this block up with for example two outputs, then two values will be read from a file for each clock cycle of simulation.			
	IO	d1 first output			
		d2	optional second output		
			up to 10 optional outputs are supported		
	Parameter	file	string, name of the file to read.		
		wl integer, wordlength			
		base	interger, base in which values in the file are expressed. Symbols of the set [0-9a-z] are used to represent values in non-decimal bases.		
rand16	Function	A 16-bit random number generator.			
	IO	o output data			

# **Catalog of Library Blocks: gplatform Blocks**

armsystem	Function	ARM C	ARM Core + program memory. The ISS is SimIt-ARM.		
	Parameters	exec	Name of the statically linked ELF binary to be executed on the ARM verbose. When set to 1, this ARM will execute in verbose (debug) mode, visualizing all system calls as they proceed.		
		period	Relative clock period, default 1. When set to e.g. 2, the ARM will run at half speed relative to the system (gezel) clock.		
armsystemsource	Function	Memory-mapped cosimulation interface for an ARM core intercepting memory write on this core.			
	IO	data	data output, ns(32)		
	Parameters	core	Name of the armsystem block this cosimulation interface is connected to.		
		address	Address decoded by this cosimulation interface.		
armsystemsink	Function	Memory-mapped cosimulation interface for an ARM core intercepting memory reads from this core.			
	IO	data	data input, ns(32)		
	Parameters	core	Name of the armsystem block this cosimulation interface is connected to.		
		address	Address decoded by this cosimulation interface.		
		ck allows the application software running on the ARM ISS to send messages to another ipblock (through the probe function as discussed in Section 8.4 on ).			
	IO	t			
	Parameters	probe	Address of the ARM address space that points to the command string for the probe.		
		block	Target library block that this probe must send messages to.		
armbuffer	Function	Dual-po	rt Shared memory for ARM-GEZEL communications		

	IO	idata	input, ns(32), data channel from GEZEL to RAM		
		odata	output, ns(32), data channel from RAM to GEZEL		
		address	input, ns(32), RAM address		
		wr	input, ns(1), write strobe		
	Parameters	core	string, indicates the ARM that the RAM is controlled by		
		address	base address in the ARM memory space for the RAM		
		range	number of locations in the RAM		
armfslmaster	Function	Fast-Simplex-Link interface for GEZEL-to-ARM communication. A FSL interface is often used in the context of a Microblaze processor. Due to the unavailability of a Microblaze ISS, we have emulated the FSL interface on top of a StrongARM memory-mapped interface. This allows one to perform functional verification of GEZEL coprocessors before attaching them to a MicroBlaze.			
	IO	data	input, ns(32), data channel from GEZEL to ARM		
		full	output, ns(1), indicates if ARM can accept data		
		write	input, ns(1), write strobe to transfer data from GEZEL		
	Parameters	core	string, name of the ARM that the interface is connected to		
		read	address (hex), memory-mapped location where the data value can be read in the ARM memory space. For each memory read from this address, a handshake sequence on the full/write pins will be automatically completed. Note that the armfslslave does not implement an actual FSL interface, but rather emulates one with memory-mapped reads.		
armfslslave	Function	Fast-Simplex-Link interface for ARM-to-GEZEL communication. A FSL interface is often used in the context of a Microblaze processor. Due to the unavailability of a Microblaze ISS, we have emulated the FSL interface on top of a StrongARM memory-mapped interface. This allows one to perform functional verification of GEZEL coprocessors before attaching them to a MicroBlaze.			
	IO	data	output, ns(32). Data channel from ARM to GEZEL		
		exists	output, ns(1). Flag that indicates availability of data.		
		read	input, ns(1). Read strobe from GEZEL		
	Parameters	core	string. Indicates the name of the armsystem that this block connects to		
		write	address (hex), indicates where to write data. For each memory write, the handshake sequence on exists/read will be automatically completed.		
armsfu2x2	Function	the use of	function-unit interface with 2 input, 2 output. The use of this block requires of Simit-ARM-2.1-sfu as simulator. The blocks are triggered by means of instructions. See 'special function units' under cosimulation.		
	IO	d1	out, ns(32), data port 1 with op2x2 operand		
		d2	out, ns(32), data port 2 with op2x2 operand		
		q1	in, ns(32), data port 1 with op2x2 result		
		q2	in, ns(32), data port 2 with op2x2 result		
	Parameters	core	string, name of core this interface is attached to.		
		device	integer (0 or 1) - there are two possible SFU of each type		
armsfu2x1	Function	Special-function-unit interface with 2 input, 1 output. The use of this block requires the use of Simit-ARM-2.1-sfu as simulator. The blocks are triggered by means of special instructions. See 'special function units' under cosimulation.			

T-0		(22)			
Ю		out, ns(32), data port 1 with op2x1 operand			
	d2	out, ns(32), data port 2 with op2x1 operand			
	q1	in, ns(32), data port 1 with op2x1 result			
Parameters	core	string, name of core this interface is attached to.			
	device	integer (0 or 1) - there are two possible SFU of each type			
Function	Special-function-unit interface with 3 input, 1 output. The use of this block requires the use of Simit-ARM-2.1-sfu as simulator. The blocks are triggered by means of special instructions. See 'special function units' under cosimulation.				
IO	d1	out, ns(32), data port 1 with op3x1 operand			
	d2	out, ns(32), data port 2 with op3x1 operand			
	d3	out, ns(32), data port 3 with op3x1 operand			
	q1	in, ns(32), data port 1 with op3x1 result			
Parameters	core	string, name of core this interface is attached to.			
	device	integer (0 or 1) - there are two possible SFU of each type			
Function	kpicosin	the core + program memory. This is a fully functional picoblaze core, based on an it. The PicoBlaze ISS by Mark Six. The port definition follows the outline of an icoBlaze for easy integration of VHDL code.			
IO	port_id	output, ns(8), port address			
Function	i8051 core + program memory				
Parameters	exec	Name of the intel-hex formatted i8051 binary to execute			
	verbose	When set to 1, run the ISS in verbose (debug) mode. period Relative clock period, default 1. When set to e.g. 2, the 8051 will run at half speed relative to the system (gezel) clock.			
Function	Port-maj	pped cosimulation interface to transport data from 8051 to GEZEL.			
IO	data	output, ns(32), data output.			
Parameters	core	name of the i8051system core this port-mapped interface belongs to.			
	port	quoted string, one of P0, P1, P2, P3.			
Function	Port-ma	pped cosimulation interface to transport data from GEZEL to 8051 to GEZEL.			
IO	data	input, ns(32), data input.			
Parameters	core	name of the i8051system core this port-mapped interface belongs to.			
	port	quoted string, one of P0, P1, P2, P3.			
Function	_				
Function IO	_	quoted string, one of P0, P1, P2, P3.			
	Dual-po	quoted string, one of P0, P1, P2, P3.  rt shared memory for 8051, mapped onto the X-bus			
	Dual-poidata	quoted string, one of P0, P1, P2, P3.  rt shared memory for 8051, mapped onto the X-bus  input, ns(8), data from GEZEL into RAM			
	Dual-poidata	quoted string, one of P0, P1, P2, P3.  rt shared memory for 8051, mapped onto the X-bus  input, ns(8), data from GEZEL into RAM  ouput, ns(8), data from RAM to GEZEL  in, ns(x), RAM address			
	Dual-poi idata odata address wr	quoted string, one of P0, P1, P2, P3.  rt shared memory for 8051, mapped onto the X-bus  input, ns(8), data from GEZEL into RAM  ouput, ns(8), data from RAM to GEZEL  in, ns(x), RAM address  in, ns(1), RAM write strobe			
IO	Dual-poi idata odata address wr	quoted string, one of P0, P1, P2, P3.  rt shared memory for 8051, mapped onto the X-bus  input, ns(8), data from GEZEL into RAM  ouput, ns(8), data from RAM to GEZEL  in, ns(x), RAM address			
	Function  IO  Parameters  Function  IO  Function  Parameters  Function  IO  Parameters  Function  IO  Parameters	d2 q1 Parameters core device Function Special-the use of special i IO d1 d2 d3 q1 Parameters core device Function Picoblaz kpicosin actual Picobla			

# **Catalog of Library Blocks: SystemC Blocks**

systemcsource	Function	Cosimulation interface to transport data from SystemC to GEZEL.		
	IO	data	output, ns(32), data channel from SystemC to GEZEL	
	Parameters	var	string, indicates the symbolic name of the corresponding SystemC channel.	
systemcsink	Function	Cosimulation interface to transport data from GEZEL to SystemC.		
	IO	data	input, ns(32), data channel from GEZEL to SystemC	
	Parameters	var	string, indicates the symbolic name of the corresponding SystemC channel.	

# **Custom Library Blocks**

Finally, you can add custom library blocks to the GEZEL kernel. Adding custom library blocks allows you to cope with a variety of design problems. Some examples are as follows.

- Including legacy C code (jpeg code, crypto libraries) in a GEZEL simulation.
- Adding new cosimulation interfaces, for example including socket or IPC communication primitives to enable network-based cosimulation.
- Adding advanced I/O capabilities, for example formatting blocks that create graphical output either directly on the screen or else into a file.
- Adding advanced runtime analysis capabilities, such as a block that records the histogram of values on a bus.

There are three steps to take in order to create a new custom library block. First, you must decide how the outline of the block looks like, as well the parameter set you will support with it. Next, you have to develop the behavior of the block in C++. And finally, you have to compile the block as a **shared library** so that it can be linked in by your application.

#### Step 1 - Design the outline and functionality

The first step is to decide on the outline of the block. Indeed, before starting to write C++ code, it is useful to write out in GEZEL code how the block will look like and think about the desired behavior.

As an example, we will develop a runlength encoding block. A runlength encoder creates a compact, tuple-based representation of a sequence of numbers. For example, if a runlength encoder reads the number string

```
1, 1, 1, 3, 4, 4, 6, 6, 6
```

Then it would produce a tuple sequence with (value, count) tuples as

```
(1, 3), (3, 1), (4, 2), (6, 4)
```

We will use an outline that looks as follows.

The block reads 8-bit data input values and performs runlength encoding on them. The block has two outputs that will provide runlength-encoded data. The type of the block is rle (runlength encoder), and it supports one parameter call maxlen. This number holds the maximum runlength that we'll allow before a codeword is forced. In the example we g

allow a maximum runlength of 32. This means that, if the input data would consist of 34 consecutive zeroes, then we expect the output to consist of two runlength tuples, one (0,32) and the next (0,2).

There is still one issue to address. Library blocks are cycle-true functions. This means we need to develop the function in such a way that it can read input and produce output each clock cycle. For a runlength encoder, an output will not be available each clock cycle however. We will deal with this situation in our runlength encoder by producing dummy output tuples for which tupnum equals to zero. We thus can express the behavior of the runlength encoder in pseudocode as follows. intialize:

```
previous_input_data = not_a_number;
 runlength = 0;
execute:
 read input data;
  (tuplenum, tupledata) = (0,0);
  if (input_data == previous_input_data) {
     runlength = runlength + 1;
     if (runlength == maxlen) {
       (tuplenum, tupledata) = (runlength, input_data);
       runlength = 0;
  } else {
    if (runlength != 0) {
     (tuplenum, tupledata) = (runlength, previous_data);
    runlength = 1;
 previous_input_data = input_data;
  write (tuplenum, tupledata);
```

#### Step 2 - Design the C++ implementation

We are now ready to design the block into a GEZEL library block. Library blocks are derived from a baseclass aipblock. This block has a number of virtual functions that can be user-defined in derived classes.

```
class aipblock {
  protected:
    enum iodir {input, output};
  public:
    vector<gval *> ioval;
    aipblock(char *_name);
    virtual ~aipblock();
    virtual void run();
    virtual void setparm(char *_name);
    virtual bool checkterminal(int n, char *tname, iodir dir);
    virtual bool needsWakeupTest();
    virtual bool cannotSleepTest();
    virtual void touch();
};
```

- The vector ioval contains the values appearing on the actual ports. The first element of this vector corresponds to the first port, the second element to the second port, and so on.
- The function run is called each clock cycle to execute the block.
- The function setparm is called when the GEZEL parser finds a field ipparm. The argument of this function contains the quoted string that is found in the GEZEL code. For example, when the GEZEL code contains ipparm "maxlen=32??? then the argument of setparm will be "maxlen=32???.
- The function checkterminal is called by GEZEL for each port. It allows to verify that the user of the GEZEL block has used the correct names and directions of the ports of this block. The function returns a boolean, which must return true of no problem is found. The arguments of the function correspond to the data found in the GEZEL program. n holds the port index, with the first port having index 0. tname holds the name the user of the block has used for the port. dir indicates if it is an input or an output.
- The functions needsWakeupTest() and cannotSleepTest() are used to support the sleep mode of the GEZEL 70

simulator (See Section 4.1 on page 31). When the simulator is running, each clock cycle the function cannotSleepTest() is called. This function needs to return true if sleep mode cannot be started. Once the simulator is in sleep mode, the function needsWakeupTest() is called every skipped clock cycle. The function returns true when the GEZEL simulation needs to wake up again. The function touch is used in the context of cosimulation interfaces, to force the next call to needsWakeupTest to return true. To get insight into these different functions, it is best to study one of the cosimulation interfaces of the GEZEL tools. For example, file arm\_itf.cxx in armcosim.

The next listing shows how to program the runlength encoder as a derived class from the base class aipblock.

#### A runlength encoder library block for GEZEL

```
#include "ipblock.h"
class rle : public aipblock {
 int previous_data_value;
  int runlength;
 int maxlen;
public:
 rle(char *name) : aipblock(name) {
   previous_data_value = -1;
    runlength = 0;
   maxlen = 256;
  void run() {
    ioval[1]->assignulong(0);
    ioval[2]->assignulong(0);
   if (ioval[0]->toulong() == (unsigned) previous_data_value) {
      runlength = runlength + 1;
      if (runlength == maxlen) {
        ioval[1]->assignulong(runlength);
        ioval[2]->assignulong(ioval[0]->toulong());
        runlength = 0;
    } else {
      if (runlength != 0) {
        ioval[1]->assignulong(runlength);
        ioval[2]->assignulong(previous_data_value);
      runlength = 1;
   previous_data_value = ioval[0]->toulong();
  bool checkterminal(int n, char *tname, aipblock::iodir dir) {
    switch (n) {
    case 0:
      return (isinput(dir) && isname(tname, "data"));
      break;
    case 1:
      return (isoutput(dir) && isname(tname, "tuplenum"));
      break;
      return (isoutput(dir) && isname(tname, "tupledata"));
      break:
    return false;
  void setparm(char *_name)
    gval *v = make_gval(32,0);
    if (matchparm(_name, "maxlen", *v))
     maxlen = v->toulong();
     printf("Error: rke does not recognize parameter %s\n",_name);
  bool cannotSleepTest() {
   return false;
extern "C" aipblock *create rle(char *instname) {
 return new rle(instname);
```

The constructor (lines 8—12) and the runtime function (lines 13—31) correspond to the initialization part and the execution part of the pseudocode shown earlier. The data type of the ioval array is gval (defined in gval.h of the GEZEL 71

release). The functions assignulong and toulong provide conversions from and to C data types. Of course, these conversions can loose precision if the GEZEL wordlength exceeds that of the wordlength of a C long.

The port verification method checkterminal in lines 32—45 checks if the port names chosen by the GEZEL user correspond to the ones we have chosen for the runlength encoder outline, as shown earlier. The setparm method in lines 46—52 accepts parameters, if any. The function call matchparm is a member of aipblock and helps in parsing the parameters. Finally, the function cannotSleepTest illustrates the minimal implementation for a block that does not affect the sleep-mode mechanism of the GEZEL simulator.

Finally, the create\_rle function tells how to instantiate an RLE class. This function will be called after the dynamic library that contains the RLE class is loaded into memory. By default, this function should only instantiate the class and return a pointer to it.

### Step 3 - Integrate the block and test it

The final step is to integrate the C++ code of the library block into GEZEL. GEZEL supports dynamically linked library blocks. You can compile the C++ code into a shared library. At runtime, the GEZEL kernel will link in these library blocks at the moment you need them. Compilation into a shared library block proceeds as follows. In these commands, BUILD must be substituted with the path the GEZEL installation.

```
g++ -fPIC -03 -Wall -c -IBUILD/include/gezel iprle.cc
g++ -shared -03 -Wl,--rpath -Wl,BUILD/lib iprle.o BUILD/lib/libipconfig.so \
BUILD/lib/libfdl.so -lgmp -ldl -o librle.so
```

This will create a shared library librle.so. When you run the GEZEL simulation (fdlsim or gplatform), this library must be available in the directory where the simulation is run. It will be automatically read in at the moment the rle ipblock is used by your simulation.

\_\_\_\_\_\_

An example GEZEL program that uses the runlength encoder program is shown next.

#### A runlength encoder testbench

```
ipblock my_rle(in data : ns(8);
              out tuplenum : ns(8);
              out tupledata : ns(8)) {
 iptype "rle";
  ipparm "maxlen=32";
dp senddata(out data
                        : ns(8);
    in tuplenum : ns(8);
           in tupledata : ns(8)) {
  lookup T : ns(8) = \{1, 1, 1, 3, 4, 4, 6, 6, 6, 6\};
 reg c : ns(8);
  always {
   c = (c == 9) ? 0 : c + 1;
   data = T(c);
    $display($cycle, ": ", data, " -> (", tuplenum, ", ", tupledata, ")");
dp sysrle {
 sig i, tn, td : ns(8);
  use my_rle(i, tn, td);
 use senddata(i, tn, td);
system S {
 svsrle;
```

The program generates the following output to confirm the correct operation of the runlength encoder.

```
> fdlsim rle.fdl 15
1: 1 -> (0, 0)
2: 1 -> (0, 0)
3: 1 -> (0, 0)
4: 3 -> (3, 1)
5: 4 -> (1, 3)
6: 4 -> (0, 0)
7: 6 -> (2, 4)
8: 6 -> (0, 0)
9: 6 -> (0, 0)
10: 6 -> (0, 0)
11: 1 -> (4, 6)
12: 1 -> (0, 0)
13: 1 -> (0, 0)
14: 3 -> (3, 1)
15: 4 -> (1, 3)
Activity(%) on 1 registers: 100 (15/15)
```

# Other member functions for aipblock

```
virtual void aipblock::stop();
```

This function is called in gplatform (see Section 5.2 on page 41) when the simulation terminates.

```
virtual void aipblock::probe(char *);
```

This is a probing function, to be used in combination with a cosimulation interface. It allows an external simulator (such as an ISS) to query specific GEZEL ipblocks. An example of a library block that calls this function is armsimprobe.

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Library\_Blocks"

■ This page was last modified 22:38, 10 January 2008.

## **GEZEL Installation**

### From Gezel2

### **Contents**

- 1 Introduction
  - 1.1 Available Packages
  - 1.2 Compilation Dependencies
- 2 Standalone tools
  - 2.1 GEZEL configure options
- 3 gplatform Cosimulator
  - 3.1 Simit-ARM and associated tools
  - 3.2 Dalton i8051 and associated tools
  - 3.3 Picoblaze and associated tools
  - 3.4 Compiling and installing the gplatform cosimulator
- 4 SystemC Cosimulator
- 5 JAVA Cosimulator
  - 5.1 AVRORA Cosimulator
- 6 Catalog of examples
- 7 Reporting Problems

## Introduction

### **Available Packages**

GEZEL can be downloaded as a **source-only package**. The source package consists of several components.

- A standalone simulator for GEZEL code.
- A cosimulator for SystemC 2.0.1
- A platform simulator for ARM, i8051 and picoblaze
- A cosimulator for JAVA code and the AVRORA core
- A test subdirectory with several examples for each cosimulator

After downloading the package, uncompress it using tar:

```
>tar xfvz gezel-2.x.tar.gz (On Linux)
>cd gezel-2.x
```

We are also developing a **Knoppix-based CD-ROM** with all gezel tools pre-installed. This is recommended when only a Windows machine is available. Knoppix is a live-linux system that can boot either from a CD-ROM or else from within a Virtual PC (under Windows). The Knoppix CDROM is freely available. If you wish to use it, we would like that you request a copy by email to the developers. This will help us understand the needs of the GEZEL user community.

### **Compilation Dependencies**

GEZEL is written in C++ and compiles under a standard GNU build environment using the GNU C compiler, GCC. The package has automatic configuration.

Apart from GCC, you will also need the following:

- GNU Multiprecision Library (http://www.swox.com/gmp/). You can check the presence of this package in your system by looking for libgmp.a (usually installed under /usr/lib/).
- The Bison/YACC parser generator (http://www.gnu.org/software/bison/bison.html), in case you make modifications to the fdl.y parser.
- The Flex/Lex lexical analyzer (http://flex.sourceforge.net/), in case you make modifications to the fdl.ll scanner, or if the installed version of flex is imcompatible with the version installed on the build machine. GEZEL currently works with flex 2.5.4. This is not the most recent version of Flex, and this make cause a compilation error.

In most cases (including common Linux distributions), these tools will already be available on your system and you do not need to download any extra packages.

The standalone tools include the GEZEL kernel and the simulator, fdlsim. In the directory where you downloaded

## **Standalone tools**

GEZEL, execute
>./configureenable-standalone
If the GNU Multiprecision library is not installed in a standard location, you will need to define CPPFLAGS and LDFLAGS as arguments to configure. For example, assuming the GMP library (libgmp.a/so) is installed under /opt/gmp/lib and the include files for GMP are under /opt/gmp/include, then you would run
>./configureenable-standalone CPPFLAGS=-I/opt/gmp/include LDFLAGS=-L/opt/gmp/lib
If you want to select an installation directory, use theprefix option of configure. The default installation directory is the ./build subdirectory from where you installed the GEZEL source. Use thehelp option in configure to see a list of available command line options. Next type:
>make
followed by
>make install
The default configuration will create the library, the stand-alone simulator and the code generation. The standalone

simulator is call fdlsim. You can test the simulator on one of the examples in the test/ directory. For example, 8 cycles

from the Bresenham vector generator application can be simulated using:

```
>cd test/gezel
>../../build/bin/fdlsim bresen.fdl 8
Cycle: 2 Plot point (5/5,2/1)
Cycle: 3 Plot point (5/5,1/0)
Cycle: 4 Plot point (5/5,0/-1)
Cycle: 5 Plot point (5/5,-1/-2)
Cycle: 6 Plot point (5/5,-2/-3)
Cycle: 7 Plot point (5/5,-3/-4)
Cycle: 8 Plot point (5/5,-4/-5)
```

### **GEZEL configure options**

The GEZEL autoconfiguration tools support the options of the standard autoconf environment. The following list includes the most popular ones, as well as

General Options			
prefix	Installation directory		
CPPFLAGS=flags	Additional flags for the C compiler		
LDFLAGS=flags	Additional flags for the linker		
GEZEL-specific options			
enable-standalone	Build standalone tools (fdlsim)		
enable-gplatform	Build gplatform simulator (ARM,8051, and picoblaze)		
enable-simitsfu	Include support for SFU and [Simit-ARM-2.1-sfu (http://rijndael.ece.vt.edu/gezel2/index.php/Simit-ARM-sfu) ]		
enable-java	Build JAVA cosimulation interface		
enable-systemccosim	Build SystemC cosimulation interface		
with-simit=path	Path to SimIt-ARM installation		
with-systemc-lib=path	Path to SystemC installation		

# gplatform Cosimulator

GEZEL can be cosimulated with instruction set simulators, using the C++ API on the backend of GEZEL.

### Simit-ARM and associated tools

The homepage for SimIt-ARM is http://sourceforge.net/projects/simit-arm/. The cosimulation is written on top of Version 2.0 (or later) of SimIt-ARM. Starting with gezel-2.2, you can also use a SimIt-ARM with additional support for codesign: [Simit-ARM-sfu (http://rijndael.ece.vt.edu/gezel2/index.php/Simit-ARM-sfu)]. After you have downloaded SimIT-ARM, unpack it.

```
>tar zxfv SimIt-ARM-2.x.tgz
```

SimIT-ARM-2.x has a built-in cosimulation interface, that must be enabled with the macro COSIM\_STUB while the packge is configured and installed.

```
>cd SimIt-ARM-2.1
>./configure CPPFLAGS=-'DCOSIM_STUB'
>make
>make install
```

This will install the SimIt-ARM ISS (as stand-alone libraries as well as executables) under SimIt-ARM-2.0/build. If you plan to install the cosimulators in a different location than the standard build subdirectory, use the --prefix command line option with configure:

```
>./configure CPPFLAGS=-'DCOSIM_STUB' --prefix=my_target_dir
```

In particular, it is not a good idea to copy executables from the build directory to a target directory by hand. This is because SimIt-ARM hard-codes the default path to the floating point emulator that it relies on (nwpfe.bin).

To run the armcosim cosimulator, you need to provide a GEZEL file and an ARM-ELF executable. The ARM-ELF executable must be statically linked. These executables can be created using an ARM cross-compiler. This compiler can be downloaded for example from the ARM-Linux FTP site (ftp://ftp.arm.linux.org.uk).

### Dalton i8051 and associated tools

The 8051 cosimulator is based on the instruction-set simulator from the Dalton project at UC Riverside (http://www.cs.ucr.edu/~dalton/i8051/). The instruction-set simulator itself is included in the source code, and contains a few small modifications to include the cosimulation interfaces.

The 8051 programs for gezel51 are provided in Intel Hex format. They can be created using the Small Devices C Compiler, available from http://sdcc.sourceforge.net/. Refer to that page for download and installation instructions of the sdcc compiler.

### Picoblaze and associated tools

The picoblaze cosimulator is based on the instruction-set simulator from the kpicosim project by Mark Six (http://www.xs4all.nl/~marksix/). The instruction-set simulator itself is included in the source code.

The Picoblaze core reads files in Intel Hex format, produced using the Picoblaze assembler. The assembler may be downloaded from the Xilinx Picoblaze resources

(http://www.xilinx.com/ipcenter/processor\_central/picoblaze/picoblaze\_user\_resources.htm) website.

## Compiling and installing the gplatform cosimulator

Once you have prepared the ARM ISS, you can configure GEZEL to enable compilation of gplatform. Use the --enable-gplatform flag for this. If required, also use the --with-simit flag to indicate the path the ARM ISS.

```
>./configure --enable-gplatform --with-simit=/opt/Simit/build
>make
>make install
```

To test the installation, run one of the examples of gplatform under the test/ directory, for example:

```
>make
>/usr/local/arm-3.3.2/bin/arm-linux-gcc -static hello.c -o hello
>make sim
>../../../build/bin/gplatform hellomodel.fdl
armsystem: loading executable [hello]
armsystem: loading executable [hello]
Hello: [Jefke] [Piet] [and] [Pol]
Hello: [Jefke] [Piet] [and] [Pol]
Total Cycles: 43653
```

# **SystemC Cosimulator**

SystemC adds hardware-oriented constructs as a class library implemented in standard C++. Its use spans design and verification from concept to implementation in hardware and software. SystemC provides an interoperable modeling platform which enables the development and exchange of very fast system-level C++ models. It also provides a stable platform for development of system-level tools. GEZEL blocks can be embedded in a SystemC simulation. SystemC is used as a simulation backbone, but can support modules described in GEZEL FSMD. This is convenient to add hardware 'scripting' to a particular environment. Each time the SystemC simulator starts, it can parse a new GEZEL description. The cosimulation uses SystemC 2.0.1, available from http://www.systemc.org You need to install this package before creating the cosimulator. You can build it as follows

```
>tar zxfv systemc-2.0.1.tgz
>cd systemc-2.0.1
>configure
>make
>make install
```

The installation is done by default under Systemc-2.0.1. We will assume this location in the following.

The cosimulator in GEZEL is a C++ library with cosimulation interfaces. It is created as follows. We configure GEZEL with the --enable-systemccosim flag. You also need to indicate the location where the SystemC library can be found with the --with-systemc-lib configuration flag. The library path of SystemC is dependent on the host machine type. We assume a Linux machine here, cd gezel

```
>./configure --enable-systemccosim \
--with-systemc-lib=/home/guest/systemc-2.0.1/lib-linux
```

If you happen to have the GMP library installed in a non-standard location, do not forget to include CPPFLAGS and LDFLAGS for that one as well. For example,

```
>./configure --enable-systemccosim \
    --with-systemc-lib=/home/guest/systemc-2.0.1/lib-linux \
    CPPFLAGS='-I/opt/gmp/include' \
    LDFLAGS='-L/opt/gmp/lib'
```

Next, make and install the cosimulator in GEZEL. This will create a library libgzlsysc.a

```
>make
>make install
```

The system cosimulation can be tested on the examples in test/system. Compile the program as for a normal System program. The include path should contain both the System program include path as well as the GEZEL include path.

```
>g++ -g -03 -Wall -c \
    -I/home/schaum/systemc-2.0.1/include \
    -I../../devel/build/include/gezel \
    accum_sc.cxx -o accum_sc.o
```

After compilation, link with the SystemC library, the GEZEL library, the library with cosimulation interfaces and finally the gmp library.

```
>g++ -g accum_sc.o -L../../devel/build/lib/ \
-lgzlsysc -lfdl -lgzlsysc \
-L/home/guest/systemc-2.0.1/lib-linux \
-lsystemc -lgmp -o systemc_cosim
```

Note the link order for gzlsysc and fdl. They are cross-dependent and therefore -lgzlsysc is provided twice in the link command.

The cosimulation can then be run as any other SystemC simulation

The creation of SystemC cosimulations is discussed in Section 6.0 on page 52.

## **JAVA Cosimulator**

The GEZELkernel is also accessible to JAVA applications through a set of three JAVA classes. You can download a JAVA developer kit from SUN (http://java.sun.com) or IBM (//http://www-106.ibm.com/developerworks/java/jdk/linux140/) if it is not available in the machine you are working on.

The location of the javac and javah tools (which are used to compile the JAVA-gezel link) must be set in the Makefile.am under the java subdirectory of the GEZEL distribution. You have to make this modification before running configure. The default values on this line are:

```
JAVAC=/opt/IBMJava2-142/bin/javac
JAVAH=/opt/IBMJava2-142/bin/javah
```

After confirming the paths are properly configured, run automake to regenerate the Makefiles. Next, compile the java-GEZEL classes as well as the shared library that links them to the GEZEL kernel, by running configure using the --enable-java flag:

```
>./configure --enable-java
>make
>make install
```

To confirm that the JAVA class library works, try one of the examples under test/java. Also here, the path the javac and javah must be provided. This is done in test/java/Makefile.rules.

79

```
>cd test/java/counter1
>make
>/opt/IBMJava2-142/bin/javac -classpath ../../java counter1.java
>make sim
>export LD_LIBRARY_PATH=../../build/lib; \
      /opt/IBMJava2-142/bin/java -classpath
      ../../build/share:. counter1
counter = 0/1
counter = 1/2
counter = 2/3
counter = 3/4
counter = 4/5
counter = 5/6
counter = 6/7
counter = 7/8
counter = 8/9
counter = 9/a
```

### **AVRORA Cosimulator**

One application of the JAVA cosimulation interface is a cosimulation with the AVRORA instruction-set simulator. AVRORA simulates the Atmel AVR and is developed by B. Titzer at the compilers group at UCLA (http://compilers.cs.ucla.edu/avrora/).

The examples under test/java/avrora\* illustrate an integration between GEZEL and AVRORA based on the Platform class from AVRORA. To run this example, first download and install the AVRORA class library. The path the the AVRORA ISS needs to be indicated in test/java/Makefile.rules

```
JAVAC=/opt/IBMJava2-142/bin/javac
JAVA=/opt/IBMJava2-142/bin/java
AVRORACLS=/home/schaum/avrora/bin
GEZELCLS=/home/schaum/gezel/devel/build/share
GEZELLIB=/home/schaum/gezel/devel/build/lib
```

In order to run the examples (under test/java/avrorax) you also need to install a cross compiler for the AVR (such as avr-gcc). Then, compile and run the examples in the usual way: make

```
>/opt/IBMJava2-142/bin/javac -classpath \
     /home/schaum/avrora/bin:/home/schaum/gezel/devel/build/share hwsw.java
avr-gcc -mmcu=atmega128 -ggdb simple.c -o app.out
avr-objdump -zhD app.out >app.od
export LD_LIBRARY_PATH=/home/schaum/gezel/devel/build/lib; \
      /opt/IBMJava2-142/bin/java -classpath \
      /home/schaum/avrora/bin:.:/home/schaum/gezel/devel/build/share \
      avrora.Main -colors=false -platform=hwsw app.od
Avrora [Beta 1.4.0] - (c) 2003-2005 UCLA Compilers Group
This simulator and analysis tool is provided with absolutely no warranty, either
expressed or implied. It is provided to you with the hope that it be useful for
evaluation of and experimentation with microcontroller and sensor network programs.
For more information about the license that this software is provided to you under,
specify the "license" option.
hwsw platform
javasource: set variable PA0
javasource: set variable PA1
javasink: set variable PA2
javasink: set variable PA3
Time Event
bits 8/7 buf 0/1
bits 7/6 buf 1/2
bits 6/5 buf 2/5
bits 5/4 buf 5/a
bits 4/3 buf a/15
bits 3/2 buf 15/2a
Received data aa/aa
Received data aa/aa
Received data aa/aa
Received data aa/aa
______
Simulated time: 1471 cycles
Time for simulation: 0.024 seconds
Simulator throughput: 0.061291665 mhz
```

# Catalog of examples

Tool	Example	Function			
gezel	aes	Advanced Encryption Standard block.			
	bresen	Example of a Bresemham line drawing algorithm.			
	euclid Euclid's GCD algorithm				
	gf8inv Galois Field inversion block with subfields				
	ipchecksum Checksum evaluation block for IP packets				
	lfsr	Linear Feedback Shift Register			
	ramblock	Illustration of writing and reading into a RAM ipblock.			
	scripted	Example of alternative invocation of fdlsim			
	Example of toggle counting				
gplatform arm2arm Two-way handshake		Two-way handshake in a dual-ARM system			
	gfmul 8051-based GF multiplier connected to an ARM driver				
	aes8051	AES coprocessor attached to an 8051 core			
	aesarm	AES coprocessor attached to an ARM core			
	aessfu	AES special-instruction-unit coprocessor			
	blockarm	Shared-memory example for arm core & gezel			

	euclid	GCD coprocessor attached to an ARM core			
	ramprobe An example of the probing function to query the contents of a RAM ipblock out of softw running on the ARM.				
	cyclecount	ecount An example of making GEZEL print out current cycle count in a cosimulation.			
	hello51	Simple handshake on a 8051 core			
	block8051 Shared-(XRAM)-memory example for 8051 core & gezel helloarm Simple handshake on an ARM core				
	ssidehsk One-way handshake in a dual-ARM system				
	pblaze	Picoblaze-gezel interface example			
	diblaze	Two communicating picoblazes			
	fslinterface	Example of FSL interface for StrongARM			
java	avrora1	Serial-to-parallel conversion in GEZEL as AVR coprocessor			
	avrora2	Example of port input-output on an AVR platform.			
	counter1	A GEZEL counter			
	counter2	A JAVA-readable GEZEL counter			
	counter3	A JAVA-readable and controllable GEZEL counter			
	euclid	Euclid's algorithm as a GEZEL coprocessor			
systemc	accum	Multiply-accumulate in GEZEL called out of SystemC			

# **Reporting Problems**

GEZEL is an open source environment, distributed under the GNU Lesser Public License. Basically, this gives you a free license to use GEZEL. LGPL also means that GEZEL comes with no warranty, nor are we liable for the consequences of your use of GEZEL. The LGPL license (in the file COPYING) gives you all the details.

Still, this does not mean we don't want to hear from you!

The preferred way of feedback to GEZEL is through the GEZEL email list: http://groups.yahoo.com/group/gezel/

If you have a very specific problem or question, you can also contact the developers. We appreciate your feedback a lot.

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Installation"

■ This page was last modified 16:57, 17 June 2007.

## **GEZEL Language Reference**

### From Gezel2

This is a language reference manual that explains the syntax and semantics of the GEZEL language in a tool-independent way.

### **Contents**

- 1 Concepts
- 2 Language Building Blocks
- 3 Datapaths
  - 3.1 Port Definition
  - 3.2 Registers, Signals and Lookup Tables
  - 3.3 Expressions
  - 3.4 Signal Flowgraph Definition
  - 3.5 'always' Signal Flowgraph
- 4 Controllers
  - 4.1 Hardwired controller
  - 4.2 Sequencer Controller
  - 4.3 Finite State Machine Controller
- 5 Hierarchy and Module Instantiation
  - 5.1 Hierarchy
  - 5.2 Module Instantiation (cloning)
- 6 Semantic Requirements for Proper FSMD Description
- 7 Directives
- 8 Toplevel
- 9 Library Blocks
  - 9.1 Syntax
  - 9.2 Hierarchy and cloning of library blocks
- 10 Multi-file descriptions and use of the C preprocessor

# **Concepts**

The GEZEL language models networks of cycle-true, finite-state-machine and datapath (FSMD) modules. Interconnections between modules or library blocks are wires. GEZEL makes synchronous (cycle-true) descriptions. All modules are attached to a single, implicit clock.

A module is a combination of a controller and a datapath, or a library block. A datapath has a number of input ports or output ports that connect to other modules. A datapath is defined in terms of signal flow graphs, pieces of behavior that describe the operations in that datapath during a single clock cycle. Those operations take values from input ports or datapath registers, and transform those using expressions into results that can be written to output ports or data path registers. A controller is used to schedule datapath instructions per clock cycle. Several controller types are available, going from a simple hardwired controller to a more elaborate finite state machine.

Library blocks are predefined blocks provided by the GEZEL environment. They are not developed in the GEZEL language. They are used for specific tasks, such as hardware/software codesign interfaces and memory modules.

## **Language Building Blocks**

**Formatting** The GEZEL language is context-free and ignores whitespace. A comment starts with a double slash (//) or a sharp-exclamation (#!) and runs to the end of the line.

**Identifiers** An identifier is a sequence of characters (a-z, A-Z) or numbers or underscore. The first character must not be a number.

Constants A numeric constant can be in decimal, hexadecimal (e.g. 0xFF) or binary format (e.g. 0b110101). String constants, used by some directives, contain a character sequence between double quotes. Subsequent strings in double quotes are treated as a single string.

**Types** GEZEL variables and ports have a wordlength and a sign. The sign is unsigned (ns) or two's complement signed (tc). A type specification is given by combining a sign with a wordlength. For example, ns(10) is an unsigned, 10-bit type. tc(256) is a 256-bit signed type.

#### **Keywords**

\$bin	\$cycle	\$dec	\$display	\$dp	\$finish
\$hex	\$sfg	\$trace	\$option	always	dp
else	fsm	hardwired	if	initial	in
ipblock	ipparm	iptype	lookup	ns	out
reg	sequencer	sfg	sig	state	stimulus
system	tc	then	use		

# **Datapaths**

### **Example**

```
dp accum( in a : tc(8) ) {
  reg acc : ns (8);
  sfg clear {
    acc = 0;
  }
  sfg add {
    acc = (acc + a);
    $display("acc=", acc);
  }
}
```

This datapath defines a single input port, a, which accepts 8-bit signed signals. The datapath contains an accumulator acc and two instructions, clear and add. Both of them contain operations on the accumulator. The 'add' instruction also contains a simulation directive: a display statement. The datapath only specifies the available instructions, but not the schedule of those instructions. It is the task of a controller (to be described further) to define this schedule.

### **Port Definition**

The list of ports of a datapath is a list of input and output port definitions separated by semicolons. The list opens and closes with round brackets. In case a datapath has no ports, the datapath port list including the round brackets is absent.

A port has a direction (in or out) and a type. If the type and direction of several ports is identical, the identifiers of those ports can share the same type specification as a comma-separated list.

#### **Example**

```
dp thedp(in a, b, c : ns(5); out d : ns(1); in e : tc(20))
```

a, b and c are input ports accepting 5-bit unsigned numbers. d is an output port generating a 1-bit unsigned number. e is an input port accepting a 20-bit signed number.

### Registers, Signals and Lookup Tables

Registers and signals are used to create expressions inside of datapath instructions. A register has two values: a current value (the value obtained when reading from the register) and a next-value (the value assigned when writing into a register). At each clock edge, the next-value is copied into the current value. A signal has a single, immediate value and is semantically identical to wiring. A signal must be defined in the same clock cycle as it is consumed. A register will hold its value until it is reassigned.

### **Example**

```
reg q : tc(32);
sig v, w : ns(1);
```

q is a 32-bit signed register. v and w are 1-bit unsigned signals.

GEZEL does not support arrays. GEZEL does support lookup tables, which are constant arrays. The contents of a lookup table is defined at the same position as signals and registers. A lookup table has a name and a type specification. The type specification indicates the type of individual elements. A lookup table is accessed with the lookup operation.

#### **Example**

```
lookup T : ns(8) = {5, 4, 3, 2, 1};
```

T is a lookup table with 8-bit, unsigned elements. 5 elements are defined. Location 0 holds the value 5, location 1 holds the value 4, and so on.

### **Expressions**

Expressions are collections of operations with constants, registers, signals and lookup tables. Expression results can have a precision that is different from their operands. There is a default type combination rule: (a) The wordlength of the result is the maximum wordlength of the operands and (b) if any of the operands is signed, the result will be signed. The operators, in order of precedence going from low to high, are listed below. If the type of the result is not indicated, it is created using the default rule.

a = expr1	Assignment Operation.	The value of expr1 is casted into the type of a.
a?b:c	Selection Operator.	If a is nonzero, result is b else c. The type of the result is the default combination of b and c.
b	Bitwise Inclusive OR.	
a ^ b	Bitwise Exclusive OR.	
a & b	Bitwise AND.	
a === b	Logical comparison for equality.	
a != b	Logical comparison for inequality.	

a < b	Locgical comparison for smaller-then.	
a > b	Logical comparison for bigger-then.	
a <= b	Logical comparison for smaller-or-equal-then.	
a >= b	Logical comparison for bigger-or-equal-then.	The type of the result of all logical comparisons is 1-bit unsigned
a << b	Left Arithmetic Shift.	The result has the sign of a and the wordlength $wl(a) + (1 \ll wl(b))$ , with $wl(a) = wordlength$ of a and $wl(b) = wordlength$ of b
a >> b	Right Arithmetic Shift.	
a + b	Addition	
a - b	Subtraction.	
a # b	Bit concatenation.	b, $wl(b)$ is wordlength of b). The resulting wordlength is $wl(a) + wl(b)$ . The result sign is that of a.
a * b	Multiplication.	The result wordlength is $wl(a) + wl(b)$ . The result sign follows the default rule.
a % b	Modulo-operation	
(type_spec) a	Cast a to type_spec.	Type spec is a standard type specification, e.g. ns(5) for a 5-bit unsigned number. The type of the result is defined by type_spec.
Unary minus.	The result type has the type of a.	
~ a	Bitwise NOT.	The result type has the type of a.
a[number]	Bit selection	Result is a 1-bit unsigned number
a[from_num:to_num]	Bit vector selection	Result is (from_num - to_num + 1)-bit unsigned, assuming from_num > to_num).
a( expr )	Lookup operation in lookup table a.	Result is defined by the type of the lookup table elements.
(a)	Grouping operator, used to modify precedence rules (e.g. a + (b*c)).	

## **Signal Flowgraph Definition**

Signal flowgraphs define the instructions of a datapath. Each signal flowgraph (sfg) collects a number of expressions, separated by a semicolon. Each sfg represents 1 cycle of behavior. All expressions in an sfg execute concurrently, but will follow the data precedences between expressions and the semantics of registers and signals. Each sfg has a symbolic name, by which this instruction can be referred. Any number of sfg can be active during a particular clock cycle. This is decided by the controller on top of the datapath. An sfg should be thought of as a behavior, not as a structure.

The operands of the expressions in an sfg must be either datapath inputs, datapath outputs, registers defined within the datapath or signals defined within the datapath.

### **Example**

```
reg a : ns(4);
sig b : ns(4);
sfg myinstruction {
  a = b + 3;
  b = 2;
}
```

In the sfg myinstruction, the bottom expression (b=2) will be evaluated first because b is a signal that is consumed by the first expression. The next-value of a will be 5.

### 'always' Signal Flowgraph

A datapath can specificy an instruction which is to be executed each clock cycle, regardless of the controller specification. Such an sfg can be expressed with the always keyword. An always instruction has no identifier.

### **Example**

```
reg a : ns(4);
sig b : ns(4);
always {
  a = b + 3;
  b = 2;
}
```

This instruction will assign, each clock cycle, the value 2 to the signal b, and the value 5 to the register a.

## **Controllers**

A controller specifies a schedule for the instructions in a dapapath. Each datapath can have only a single controller. The sfg instructions of a datapath can only execute when a controller is specified. The always instruction of a datapath will execute regardless of the presence of a controller. GEZEL provides three types of controllers.

### Hardwired controller

A hardwired controller selects a single instruction for perpetual execution.

#### **Example**

```
hardwired mycontroller(mydatapath) { doit; }
hardwired myothercontroller(myotherdatapath) { doit; doit2; }
```

In the first example, the controller mycontroller is attached to the datapath mydatapath and selects the sfg doit for execution at any clock cycle. In the second example, the controller myothercontroller is attached to datapath myotherdatapath and selects the sfg doit and doit for simultaneous execution at any clock cycle.

### **Sequencer Controller**

A sequencer controller selects a sequence of single sfg to be executed in a sequences, cyclic fashion.

#### **Example**

```
sequencer mycontroller(mydatapath) { doit1; doit2; doit2; }
```

The controller mycontroller is attached to the datapath mydatapath. At the first clock cycle of the simulation, sfg doit1 is executed. At the second and third clock cycle of the simulation, sfg doit2 is executed. At the fourth clock cycle of the simulation, doit1 is executed again, and so on.

### **Example**

```
sequencer mycontroller(mydatapath) { (doit1, doit2); doit2; }
```

The controller mycontroller is attached to the datapath mydatapath. At the first clock cycle of the simulation, sfg doit1 and sfg doit2 are simultaneously executed. At the second cycle, sfg doit2 is executed. The third clock cycle looks again like the first one.

### **Finite State Machine Controller**

A finite state machine controller (FSM) combines instruction sequencing and decision making in a finite-state model. A FSM defines a finite number of states. At any moment, the FSM is in one of the defined states. One of these states is the initial state, and represents the state in which the FSM starts execution. In between states, state transitions are defined. State transitions take a single clock cycle to complete. During state transition, one or more sfg may be selected for execution. The first example shows an FSM with no decision making:

### **Example**

The controller mycontroller is attached of mydatapath. This fsm defines 4 states: s0, s1, s2, s3. The initial state is s0, while s1, s2, s3 are normal states. The fsm defines three state transitions, all of them are unconditional. The first state transition starts in state s0, the initial state, and moves to state s2. During this state transition, datapath instruction doit1 will be executed. The second state transition starts in state s1 and moves to state s2. During this state transition, instructions doit1 and doit2 will be executed concurrently. The third state transition is similar to the first. In the first clock cycle of simulation, state transition one will execute. In the second clock cycle, state transition three will execute, while in the third clock cycle, state transition two will execute.

Using registers from the datapath, conditional expressions can be formed. These conditional expressions can be used to make conditional state transitions. The operands of these conditional expressions must be datapath registers, and cannot be datapath signals or datapath inputs or outputs.

#### **Example**

The controller mycontroller is attached to mydatapath. The controller defines two states and 5 state transitions, all of them conditional. The first state transition makes a bitwise and of registers a and b of datapath mydatapath, and if the

result is nonzero, sfg doit1 is executed. Otherwise, the second state transition is executed together with sfg doit2. The next three state transition, starting out of state s1, tests the same condition but uses a condition hierarchy. A conditional state transition must always be specified in pairs. It is an error to write the if-part without the else part.

## **Hierarchy and Module Instantiation**

There are no module types in GEZEL. There are no module declarations, only definitions. GEZEL provides support for structural hierarchy (enclosing modules inside of other modules) and module instantiation (module copying from existing modules).

### Hierarchy

Once a datapath is defined, it can be enclosed inside of another one with the 'use' statement. Such insertion must be done at the same location where registers and signals are defined. When a datapath is included, it must be connected using an actual port list.

### **Example**

```
dp innerdp(in a : ns(5); out b : ns(5)) {
    // ...
}

dp outerdp(in c : ns(5); out d : ns(5)) {
    reg v : ns(5);
    use innerdp(c, v);
    sfg doit {
        d = v + 1;
    }
}
```

The datapath outerdp encapsulates a datapath innerdp. The datapath innerdp is connected to an input of the outerdp and a register v. The connections to the innerdp ports are made with positional matching: port a of innerdp is connected to port c of outerdp, and port b of innerdp is connected to register v of outerdp.

### **Module Instantiation (cloning)**

A module is fully defined when both a datapath and a controller for that datapath are defined. A copy of such a module can be made with the cloning operation. The resulting clone is functionally identical to the original, but has in an independent set of state variables.

#### **Example**

```
dp andgate(in a22,b : ns(1); out q : ns(1)) {
   always {
      q = a22 & b;
   }
}
dp andgate2 : andgate
dp andgate3 : andgate
```

The datapaths andgate2 and andgate3 are copies from datapath andgate. Both will have also a controller, that will execute the datapath sfg active in each of datapath2 and datapath3.

# **Semantic Requirements for Proper FSMD Description**

A datapath with a port definition, register/signal definition and instruction definition and schedule (controller) is considered to be a proper FSMD if it has deterministic behavior. Such behavior implies that the simulation will be unambiguous and race-free. The description of a proper FSMD has to obey the following four requirements.

- During any clock cycle, all datapath outputs must be defined. This means that datapath outputs must always appear
  at the lefthand-side of an assignment expression.
- During any clock cycle, no combinatorial loop between signals can exist. This happens when there is a circular dependence on signal values, i.e. signal a is used to define signal b, and signal b is used to define signal a. This implies that all signal values will eventually only be dependent, during any clock cycle, on datapath inputs, datapath registers and constant values.
- If an expression consumes the value of a signal during a particular clock cycle, then that signal must also appear at the left-hand side of an assignment expression in the same clock cycle.
- Neither registers, nor signals or datapath outputs can be assigned more then once during a clock cycle.

The GEZEL simulator will verify these properties during parsing and at run-time.

## **Directives**

Datapath instructions can contain a number of directives. The effect of directives is tool-dependent, and not part of the GEZEL semantics. In fact, one can always strip out all directives of a GEZEL program without changing the behavior of that program. For a complete description of the directives, refer to the GEZEL User Manual. Directives start with the '\$' sign. Depending on their kind, they can appear at several positions on a GEZEL program.

- At the start of a GEZEL program: \$option
- Inside of a datapath: \$trace,
- Inside of an sfg: \$display, \$finish
- Inside of the \$display directive: \$cycle, \$dp, \$sfg, \$hex, \$bin, \$dec
- Inside of a control step: \$trace

### **Example**

```
$option "profile_toggle_alledge_cycles"
```

#### **Example**

```
sig k : ns(20);
$trace(k, "kvalues.txt??); // record k in kvalues.txt
```

#### Example

```
$display("The value of a is ", a);
$display($hex, a, " ", b + 1, " ", $bin, c);
$display($cycle, ": executing sfg ", $sfg);
$finish;
```

#### Example

```
@s0 (sfg1, sfg2, $trace) -> s1; // use in state transition
```

# **Toplevel**

The topcell a GEZEL description is expressed in a system block. The topcell is normally a datapath without any inputs or outputs, within which all other datapaths are contained by means of structural hierarchy.

```
system S {
  topcell;
}
```

## **Library Blocks**

A library block in GEZEL is a custom block, available in the GEZEL environment but not written in the GEZEL language. Library blocks are defined at the moment the GEZEL simulation is configured. The set of library blocks available therefore depends on the GEZEL simulator instance. Library blocks are typically used for memory modules (RAM) and hardware/software codesign interfaces. A library block is treated in the same way as a module. It has a set of input and output ports and can be connected in a system netlist.

### **Syntax**

The purpose of the examples below is to illustrate only the syntax of the library blocks. The semantics of library blocks is defined by the library block developer, and not a part of the GEZEL language reference.

### **Example**

The first library block is a RAM module with 32 locations of 8 bits wide. The port list of a library block depends on the type of that library block. The names and order of the ports are fixed by the type of that library block. The RAM block is part of the GEZEL core system and available in all instances of GEZEL simulations. The iptype specification selects the type of the library block. The ipparm specification allows to select parameters on the library block. The number and nature of parameters depends on the type of the library block. In this case, the size and wordlength of the RAM module are defined.

The second library block a memory-mapped hardware/software interface. The library block is of type armzillasink, and is a data channel leading from software to hardware (GEZEL). Two parameters are defined, the first one is a processor specification, the second one the address in memory space where this hardware/software interface maps to. This library block is specific to a particular instance of the GEZEL simulator in a cosimulation environment, and is not generally available.

### Hierarchy and cloning of library blocks

Library blocks can be cloned and used hierarchically in the same way as other datapath modules. Each clone of a library block will operate as an independent copy of that block.

#### Example

# Multi-file descriptions and use of the C preprocessor

GEZEL currently does not support macro's or designs descriptions split over multiple files. However, the C preprocessor can be used to preprocess GEZEL files that contain #include directives or #define macro's. Such files can be preprocessed as follows:

```
cpp -P myfile.fdl >mypreprocessedfile.fdl
```

Afterwards, mypreprocessedfile.fdl can be provided to the simulator.

Retrieved from "http://rijndael.ece.vt.edu/gezel2/index.php/GEZEL\_Language\_Reference"

■ This page was last modified 02:07, 12 October 2005.