Course Title:	Electronic Circuits
Course Number:	ELE 404
Semester/Year (e.g. F2016)	W2024

Instructor:	Fei Yuan

Assignment/Lab Number:	Design Project
Assignment/Lab Title:	Design Project

Submission Date:	April 7th, 2024
Due Date:	April 7th, 2024

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Sin	Darren	501167165	9	DS

<sup>\*</sup>By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <a href="https://www.torontomu.ca/senate/policies/pol60.pdf">https://www.torontomu.ca/senate/policies/pol60.pdf</a>

# **Table of Contents**

Table of Contents	2
Introduction	3
Objectives	3
Specifications	3
Circuit Under Test	4
Summary of Calculations.	4
MultiSIM Simulations	5
Waveforms	7
Conclusions and Remarks	8
Appendix	9

### Introduction

The *Design Project* was completed on April 7th, 2024. This report contains the steps taken towards the design and implementation of a multistage amplifier circuit. This includes the calculations and MultiSIM simulations.

### **Objectives**


The purpose of this project is to design, simulate, and implement a single-supply, multistage, and inverting amplifier circuit with the use of transistors. The amplifier will abide by a list of specifications. In order for a successful design, the design must meet all the requirements listed.

## **Specifications**

- Power supply: +10V relative to the ground;
- Quiescent current drawn from the power supply: **no larger than 10** *mA*;
- No-load voltage gain (at 1 *kHz*):  $|Avo| = 50 (\pm 10\%)$ ;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with  $RL = 1 k\Omega$ ): no smaller than 90% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and RL = 1 k $\Omega$ ): **no smaller than 4 V** peak to peak;
- Input resistance (at 1 kHz): no smaller than 20  $k\Omega$ ;
- Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (-3dB response);
- Type of transistors: **BJT**;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than 220  $k\Omega$  from the E24 series:
- Capacitors permitted:  $0.1 \,\mu F$ ,  $1.0 \,\mu F$ ,  $2.2 \,\mu F$ ,  $4.7 \,\mu F$ ,  $10 \,\mu F$ ,  $47 \,\mu F$ ,  $100 \,\mu F$ ,  $220 \,\mu F$ ;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit.

### **Circuit Under Test**

Below is the circuit that was chosen as a base for the amplifier. It is a two-stage amplifier that contains a CE amplifier followed by a CC amplifier. The CC amplifier acts as a buffer between the CE amplifier and load. Using the specifications as a guideline, the values of each comment will be determined.



**Figure 1**. A Common-Emitter(CE) amplifier driving a buffered load.

# **Summary of Calculations**

This section contains a summary of the calculations. Specifically, the values of the components.

$C_1^{}(\mu F)$	$C_{2}^{-}(\mu F)$	$C_{3}^{-}(\mu F)$	
10	100	100	

Table 1. Capacitor Values

The capacitor values of lab 7 were used for this design project. These were used initially based on assumptions, however they were later verified during simulations.  $C_1$  was chosen to be  $10\mu F$  as it acts as a coupling capacitor between amplifier stages.  $C_2$  and  $C_3$  were chosen to be  $100\mu F$  as they are connected to the emitter degeneration resistors. This ensures consistency in resistance changes as small changes to resistors related to emitter degeneration result can have a big impact on the gain.

$R_{_{S}}(k\Omega)$	$R_{1}(k\Omega)$	$R_{2}(k\Omega)$	$R_{_{C}}(k\Omega)$	$R_{E1}(k\Omega)$	$R_{E2}(k\Omega)$	$R_{E3}(k\Omega)$	$R_L(k\Omega)$
0.6	100	43	20	0.24	5.6	1	1


Table 2. Resistor Values

These resistor values were determined via manual calculations based on the specifications.

It should be noted that there were a few assumptions made in order to obtain these calculations:

- $\beta = 150$ : This value was given and used in lab 7
- $V_E = 3V_{BE} = 3(0.7) = 2.1V$ : The value was decided upon for biasing current stability as the voltage of emitter degeneration should be at least  $3V_{RF}$ .
- $R_o = 20k\Omega$

### **MultiSIM Simulations**




**Figure 2**. Schematic of the amplifier circuit and the calculated values of **Figure 1** without the load connected

For the voltage gain without load:  $|A_{vo}| = \frac{4.43V}{96.7mV} = 45.8 \frac{V}{V}$ . This falls within the range of the specifications (50 ± 5V).

For the quiescent current:  $I_c = 4.556mA + 0.209315mA = 4.765mA$ . This falls within the specified range of  $I_c \le 10mA$ .

Both specifications were met for the amplifier circuit without a load.



**Figure 3**. Schematic of the amplifier circuit and the calculated values of **Figure 1** with the load connected

For the voltage gain with a load of 1kHz:  $|A_v| = \frac{3.98V}{96.8mV} = 41.22 \frac{V}{V}$ . This falls within the range of 90% of  $|A_{vo}|$  as  $0.9(A_{vo}) = 41.22 \frac{V}{V}$ .

For the quiescent current:  $I_c = 4.566mA + 0.209471mA = 4.775mA$ . This falls within the specified range of  $I_c \le 10mA$ .

Both specifications were met for the amplifier circuit with a load.

### Waveforms




Figure 4. Simulated waveform for the circuit of Figure 2




Figure 5. Simulated waveform for the circuit of Figure 3


### **Conclusions and Remarks**

This design project can be seen as a success. I was able to meet the requirements as shown from the manual calculations and MultiSIM simulations. It is important to note that there were discrepancies that had an impact on the results, leading to some inconsistencies. Notably, the resistors from the manual calculations were limited to the resistors listed in the E24 Series. This led to some resistors having different values in the circuit compared to the manual calculations. Ultimately, I was still able to achieve the specifications and I would deduce this project to be done with success.

# **Appendix**

### Calculations

Examine the CE stage in DC




Since the amplifier examined is a CE amplifier ,  $R_o \approx R_c$  . Thus,  $R_c = 20 k \Omega$ 

$$\begin{aligned} V_{c} &= \frac{1}{d} \left( V_{ec} + V_{E} + 0.3 \right) & I_{c_{1}} &= \frac{V_{ec} - V_{e}}{R_{c_{1}}} \\ &= \frac{1}{d} \left( 10 + 2.1 + 0.3 \right) & = \frac{10 - 6}{R_{c_{1}}} \frac{3}{2} \\ &= 6.2 & = 0.19 \text{ mA} \end{aligned}$$

$$I_{E_{1}} &= \frac{8}{118} I_{c_{1}} & R_{E_{1}} + R_{E_{2}} &= \frac{V_{E}}{1E_{c_{1}}} \\ &= \frac{150}{151} \left( 0.19 \text{ mA} \right) & = \frac{1}{0.188} \\ &= 0.189 \text{ mA} & \approx 11.17 \text{ k} \Omega \end{aligned}$$

$$\approx 11.17 \text{ k} \Omega$$

Examine the CE stage using small signal analysis



Since Ri≥ 20 kΩ, let RillRall Ri'≥ 20kΩ

CC Stage used as a buffer between the CE amplifier and the load

As a design choice, since 
$$16a < 16c$$
, let  $18a = 65$  fer  $16a > 16a$  for  $16$ 

The overall gain of the circuit without load is: IAvol = 46.21 (0.984) = 45.47 \$

**Figure 6.** Manual calculation of the two-stage amplifier circuit of **Figure 1**.