BlueMax Pin Mapping

Daniel Roggen

October 20, 2021

Abstract

This document details the pin mapping of the BlueMax FPGA to the expansion connectors and buil-in peripherals.

1 Pin mapping of expansion connectors




Figure 1: BlueMax has 5 expansion connectors. Connectors A, B, C are dedicated extensions of BlueMax. The connectors D and E allow BlueMax to be plugged onto BlueSense in which case the semantics of these pins is given by BlueSense.

Table 1: Expansion connector A (XF)

VCC	XF_PLL_CLI	K XF_2	XF_4	XF_6	XF_8	XF_10	XF_12	XF_14	XF_16	XF_18	XF_20	XF_22	XF_24	XF_26	XF_28
	L3	N4	J5	L4	N5	N6	N7	J6	M8	J7	N9	K8	M10	M11	M13
	CLKO	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O
GND	CLK_MAIN	XF_1	XF_3	XF_5	XF_7	XF_9	XF_11	XF_13	XF_15	XF_17	XF_19	XF_21	XF_23	XF_25	XF_27
	H6	M4	K5	L5	M5	M7	N8	K6	M9	K7	N10	J8	L10	L11	M12
	CLKI	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O

Table 2: Expansion connector B (PMOD+XF)

panision co	omicocor D (
VCC	VCC
PWR	PWR
GND	GND
PWR	PWR
XP_8	XP_4
M1	M2
I/O	I/O
XP_7	XP_3
K1	L2
I/O	I/O
XP_6	XP_2
K2	J1
I/O	I/O
XP_5	XP_1
J2	H2
I/O	I/O
XF_ADC1IN	8 XF_ANAIN1
E1	D2
AIN, I/O	AIN
CLK_MAIN	XF_PLL_CLK
H6	L3
CLKI	CLKO

Table 3: Expansion connector D (general purpose or BlueSense extension). The naming convention follows that of BlueSense, on which BlueMax can be plugged onto, but this connector can also be used for general purpose I/O.

/0.	
X_AUD_CLK	X_AUD_DAT
N3	B2
CLKI, I/O	I/O
GND	UNC.
PWR	
UNC.	UNC.
UNC.	VCCIN
	PWR
UNC.	X_SAI2A_SD_MOSI
	A3
	I/O
X_SAI2A_MCLK_MISO	
A2	N2
I/O	CLKI, I/O

Table 4: Expansion connector C (Programming+XF)

- 1	GND	P_JTAGEN				
		E5				
	PWR	P				
ı	P_TDI	P_TDO				
	P	P				
1	P_TMS	P_TCK				
	P	P				
Ì	XF_ADC1IN6	XF_ADC1IN7				
	B1					
	F1 AIN, I/O	AIN, I/O				
Ì	XF_ADC1IN8	XF_ANAIN1				
	E1					
	AIN, I/O	D2 AIN				
Ì	VCC	VCC				
	DILLED	DIVID				
	PWR	PWR				

Table 5: Expansion connector E (general purpose or BlueSense extension). The naming convention follows that of BlueSense, on which BlueMax can be plugged onto, but this connector can also be used for general purpose I/O.

X_5	X_4_ADC_DAC
GND	UNC
PWR	
AVCCIN	S_SCL
PWR	
S_SDA	X_SAIA2_FS_NSS
X_3_ADC3	X_2_ADC2
X 1 ADC1	X 0 ADC0

Table 6: BlueMax has two 7-segment displays. All the corresponding pins must be set as output.

LAn(1)	LAn(0)
J10	G13
0	0
seg(0)	seg(1)
K11	K12
0	0
seg(2)	seg(3)
L12	K10
0	0
seg(4)	seg(5)
H13	J13
0	0
seg(6)	segp
J12	L13
0	0

2 Pin mapping of internal peripherals




Figure 2: BlueMax has two 7-segment displays, including decimal point. The 7-segment displays are wired for a time-multiplexed use. The segments and decimal point of both digits are wired together to the FPGA. The anode common (LAn) to all the segments of a digit is distinct for each digit and controls whether the digit 1 or 0 is turned on.

Table 7: The 5 push buttons btn(4)... btn(0) must be configured as input with a pull-up. The reset push button clrn has a hardware pull-up and acts as a device-wide reset signal when this FPGA option is activated; alternatively it can be used as user input.

btn(0)	btn(1)
B11	C11
I	I
btn(2)	btn(3)
D12	C12
I	I
btn(4)	clrn
A12	B9
lτ	lτ




Figure 3: BlueMax has 5 push buttons and a reset button, without hardware debouncing circuitry.

Table 8: Unused pins.

$_{ m le}$	8	: Unused
A	6	Unconnected
A	8	Unconnected
	11	Unconnected
В		Unconnected
B	5	Unconnected
В		Unconnected
C		Unconnected
D		Unconnected
D		Unconnected
D		Unconnected
	11	Unconnected
E		Unconnected
E		Unconnected
E		Unconnected
	10	Unconnected
F		Unconnected
F		Unconnected
G		Unconnected
Н		Unconnected
H	-	Unconnected
H		Unconnected
	10	Unconnected
J		Unconnected
N	12	Unconnected
H		GND
H		GND
D		GND
C		GND
E		GND
E		GND
G		GND
M		GND
G		GND
	10 13	GND GND
	13	GND
F		GND
	9 10	GND
F	10	GND

3 Unused pins

A number of FPGA pins are unused and either left as unconnected, or wired to ground (Table 8). Unconnected pins should be configured as input with a pull-up. Pins wired to ground must be configured as input.