



1


2

3

4

Datasheet says connect,  
reference schematic  
leaves open


PU to avoid conflicts during ISP




Freq<100kHz:  
 $R_{min}=(V_{cc}-0.4V)/3mA$ ,  
 $R_{max}=1000ns/Cbus$

Freq>100kHz:  
 $R_{min}=(V_{cc}-0.4V)/3mA$ ,  
 $R_{max}=300ns/Cbus$

$Cbus = 10pF$  per device pin







I2C: 0x7C



Configured for SPI operation  
I2C: 0xD2

I2C: 0xD0




Title		
Size	Number	Revision
A4		
Date:	01/08/2019	Sheet of
File:	D:\wearlab\...logic 1b.SchDoc	Drawn By:

1

2

3

4



A

A

B

B

C

C

D

D

Has to operate with Vbat: 3.4V-4.3V

== Falling edge detector on PWR\_ON==

This generates a positive pulse on the falling edge of PWR\_ON (CPU controlled) or when VCC drops (e.g. through HRST). PWR\_ON is a uC digital out and is pulled up to keep the supply active when the CPU is unprogrammed, in reset, or undergoing programming. Consequently, if VCC falls due to other reasons (e.g. due to a long-press/HRST on the LTC3553) a pulse is also generated as either VCC drops or PWR\_ON drops (generally both drop at the same time as the uC is VCC powered).

$T_{pulse} = C * R * K$  with  $K=1$

$T_{pulse} = R * C$

$C=2.2\mu F, R=450K \rightarrow 1s$

\*  $C=4.7\mu F, R=536 \rightarrow 2.5s$

ON semi NSR05F40NXT5G has


$V_f=0.1V$  75C

$V_f=0.2V$  25C

$V_f=0.3V$  -25C

Input voltage range: 3.4-4.3

Output voltage range: 2.5-4.0V



Put NMOS transistor to discharge  
NXP PMZ200UNE

== Power circuit ==

PWR\_ON: 1 to remain on, 0 to power off

RTC\_INT: 0 to power on (1 no effect)

PoffPulse: 1 to power off.

The rationale for PoffPulse is to ensure PON remains low until the power circuit is bled.

Otherwise, the CPU goes in reset and power may not be turned off (bug identified in V7).

PWR\_ON RTC\_INT PoffPulse PON Expl

0 0 0 1 RTC poweron

0 0 1 0 RTC poweron conflict with PoffPulse; turn off

0 1 0 0 CPU requests to turn off

0 1 1 0 CPU and PoffPulse request to turn off

1 0 0 1 CPU maintains on

1 0 1 0 Power off due to PoffPulse

1 1 0 1 CPU maintains on

1 1 1 0 Power off due to PoffPulse

PON = PWR\_ON \* PoffPulse + RTC\_INT \* PoffPulse

Can be solved with a mux with inverted output (sn74vc1g98) and a OR gate (sn74vc1g97).

PON=MUX(PWR\_ON,RTC\_INT,PoffPulse,PoffPulse)

with MUX(s,A,B)=A# when s=0.

$Y=OR(In1,In2)$   
 $Y=OR(1,6)$

$Y=Mux\#(In2,In1,In0)$   
 $Y=Mux\#(6,1,3)$

Title		
Size	Number	Revision
A4		
Date:	01/08/2019	Sheet of
File:	D:\wearlab\pwr2.SchDoc	Drawn By: