
Verilog-2005
files (2B, 2C)
parsed store
(form PARSED)
stage 1 (Verilog only)
lookup, top, #() / defparam /
project params, specialization,
generate, constant functions,
implicit nets
slang adapter (C++)
odin3_ast_* builders
(Phase 5)
odin3_ast_elaborate
elaborated store
(form ELABORATED)
no generate, no defparam,
constants resolved,
one MODULE per specialization
odin3_ast_check
rule 7: the subset
stage 2 (any front end)
binding (symbol table),
Yosys widths and signedness,
word cells, drivers, $mem,
always -> $proc, inlining
word-level IR
+ $proc cells
write_rtlil
Yosys 0.55
(Parmys's)
equivalence oracle