
Project input
.o3proj
-f / -F list
Quartus .qpf/.qsf/.qip
Odin II XML
Key
built
specified
planned
project record
files, incdirs, defines, top,
params, arch, rules, flow
preprocessor
(segment map)
Bison/Flex parser
(2C)
parsed AST
elaboration
stage 1
Verilog
GHDL --synth
(VHDL, Phase 5)
slang adapter
(SV, Phase 5)
elaborated AST
(the seam)
elaboration
stage 2
word-level IR
+ $proc cells
pass manager
check before/after
lower
(Phase 3)
linked ABC
(Phase 3)
read_arch + partial_map
(.o3lib; Phase 4)
proc, opt
(2E, 2F)
Writers and readers
bit-level IR
simulator
RTLIL bridge
read_blif
JSON (Yosys)
dot
Verilog
BLIF r/w