DIGITAL DESIGN

LAB-5

1. Barrel Shifter:

Logic Code:

```
module mux(s0,s1,w0,w1,w2,w3,F);
input s0,s1,w0,w1,w2,w3;
output F;


assign F=s1?(s0?w3:w2):(s0?w1:w0);
endmodule

module barrel_shifter(s0,s1,w,Y);
input [3:0] W;
input s0,s1;
output [3:0] Y;

mux M1(s0,s1,w[3],w[0],w[1],w[2],Y[3]);
mux M2(s0,s1,w[2],w[3],w[0],w[1],Y[2]);
mux M3(s0,s1,w[1],w[2],w[3],w[0],Y[1]);
mux M4(s0,s1,w[0],w[1],w[2],w[3],Y[0]);
endmodule
```

Test Bench:

```
module test_barrel_shifter();
reg [3:0]W;
reg S0, S1;
wire [3:0]Y;
barrel_shifter BS(S0,S1,W,Y);
initial
begin
   W=4'd6;
   s0=1'b0;s1=1'b0;
   #10 s0=1'b1;s1=1'b0;
    #10 S0=1'b0;S1=1'b1;
    #10 s0=1'b1;
    #10 W=4'd11;
    s0=1'b0;s1=1'b0;
    #10 S0=1'b1;S1=1'b0;
   #10 S0=1'b0;S1=1'b1;
   #10 s0=1'b1;
   #10 W=4'd2;
    s0=1'b0;s1=1'b0;
    #10 S0=1'b1;S1=1'b0;
    #10 s0=1'b0;s1=1'b1;
    #10 s0=1'b1;
end
initial #120 $finish;
endmodule
```



2. ALU (32 bit):

Logic Code:

```
module alu(A,B,S,O);
input [31:0] A,B;
input [3:0] S;
output reg [31:0]0;
always @(S)
   begin
        case(S)
            0: assign O=32'd0;
            1: assign O=A+B;
            2: assign O=A-B;
            3: assign O=A<<1;
            4: assign O=A>>1;
            5: assign O=A&B;
            6: assign O=A|B;
            7: assign O=A^B;
        endcase
    end
endmodule
```

Test Bench:

```
module test alu();
reg [31:0] A,B;
reg [3:0] S;
wire [31:0]0;
alu ALU(A,B,S,O);
initial
begin
    A=32'b0101010101010101010101010101010101;
    B=32'b1010101100010110100101010101101001;
   s=3'd0;
   #10 s=3'd1;
    #10 s=3'd2;
    #10 s=3'd3;
    #10 s=3'd4;
    #10 s=3'd5;
    #10 s=3'd6;
    #10 s=3'd7;
initial #80 $finish;
endmodule
```

Operation	Input	32 bit Output		
Clear	000	0		
Addition	001	A + B		
Subtraction	010	A - B		
A*2	011	Left shift		
A/2	100	Right Shift		
A AND B	101	A & B		
A OR B	110	A B		
A XOR B	111	A^B		

0 ns	2 ns	4 ns	6 ns	8 ns	10 ns	12 ns	14 ns	16 ns	18 ns
					010101010	01010101010101	1010101100		
					101010110	0010110100101	0101101001		
		0000			X		0001		
	000000000000	0000000000000	00000000		X	0000000000100	000101000000	00010101	
	1			1		ı		ı	
20 лѕ	22 ns	24 ns	26 ns	28 ns	30 ns	32 ns	34 ns	36 ns	38 ns
		1	01	1010101001010	101010101010101	01100			1
			10	0101011000101 '	1010010101011	01001			
		0010			<u> </u>		0011		
(101010100001	1010000010101	01000011		X	101010100101	010101010101	01011000	· · · · · · · · ·
	ı					!		!	
40 ns	42 ns	44 ns	46 ns	48 ns	50 ns	52 ns	54 ns	56 ns	58 ns
			01	.010101001010	101010101010101	01100			
			10	101011000101	1010010101011	01001			
		0100	10	101011000101	1010010101011	01001	0101		
	00101010100	0100 		1010111000101	1010010101011		0101 001010000000	00101000	
	001010101000			101011000101	1010010101011			00101000	
60 ns	001010101001			1010111000101	10100101010111			00101000 76 ns	78 ns
60 ns		01010101010101	01010110	68 ns	\ \ \	00000010000	001010000000		78 ns
60 ns		01010101010101010101010101010101010101	01010110 	68 ns 01010101100	\ \ \	00000010000	001010000000		78 ns
60 ns		01010101010101010101010101010101010101	01010110 66 ns 01010101010101	68 ns 01010101100	\ \ \	00000010000	001010000000 74 ns		78 ns
60 ns	62 ns	01010101010101010101010101010101010101	01010110 66 ns 01010101010101	68 ns 01010101100	\ \ \	000000010000	001010000000	76 ns	78 ns

3. Priority Encoder:

a. Casex Statement:


Logic Code:

```
module priority_encoder_a(D,X,V);
input [3:0] D;
output reg [1:0] X;
output reg V;
always @(D)
   begin
   v=1'b1;
        casex(D)
            4'b1xxx : X=2'b11;
            4'b01xx : X=2'b10;
            4'b001x : X=2'b01;
            4'b0001 : x=2'b00;
            default : begin
                        v=1'b0;
                       X=2'bXX;
                      end
        endcase
    end
endmodule
```

Test Bench:


```
module test_priority_encoder_a();
reg [3:0] D;
wire [1:0] X;
wire V;
priority_encoder_a PEA(D,X,V);
initial
begin
    D=4'd15;
    #10 D=4'd10;
    #10 D=4'd4;
    #10 D=4'd5;
    #10 D=4'd12;
    #10 D=4'd14;
    #10 D=4'd7;
    #10 D=4'd0;
    #10 D=4'd6;
    #10 D=4'd1;
    #10 D=4'd3;
    #10 D=4'd13;
    #10 D=4'd8;
    #10 D=4'd2;
    #10 D=4'd11;
    #10 D=4'd9;
initial #160 $finish;
endmodule
```

20 ns



Χ

0 ns



40 ns

60 ns


b. For loop:

Logic Code:

```
module priority_encoder_b(D,X,V);
input [3:0] D;
output reg [1:0] X;
output reg V;
integer k;
always @(D)
begin
    X=2'b\times x;
    v=0;
    for (k=0; k<4; k=k+1)
    if(D[k])
    begin
        X=k;
        v=1;
    end
end
endmodule
```

Test Bench:

```
module test_priority_encoder_b();
reg [3:0] D;
wire [1:0] X;
wire V;
priority_encoder_b PEB(D,X,V);
initial
begin
   D=4'd0;
   #10 D=4'd1;
   #10 D=4'd2;
   #10 D=4'd3;
   #10 D=4'd4;
   #10 D=4'd5;
   #10 D=4'd6;
   #10 D=4'd7;
   #10 D=4'd8;
   #10 D=4'd9;
   #10 D=4'd10;
   #10 D=4'd11;
   #10 D=4'd12;
   #10 D=4'd13;
   #10 D=4'd14;
    #10 D=4'd15;
end
initial #160 $finish;
endmodule
```



4.

a. BCD Adder/Subtractor:

Logic Code:


```
module bcd_adder_subtractor(A,B,M,X,Y,S);
input [3:0] A,B;
input M;
reg [4:0] Z;
output reg [3:0] X;
output reg Y,S;
always @ (M or A or B)
begin
    Y=0;
    s=0;
    if(M)
    begin
        z=A-B;
        X=Z[3:0];
        if(Z[4])
        begin
            x=16-x;
            s=1;
        end
    end
    else
    begin
        z=A+B;
        X=Z[3:0];
        Y=Z[4];
        if (X>9 || Y)
        begin
            x=x+6;
            Y=1;
        end
    end
end
endmodule
```

Test Bench:

```
module test_bcd_adder_subtractor();
reg [3:0] A,B;
reg M;
wire [3:0] X;
wire Y,S;
bcd_adder_subtractor BAS(A,B,M,X,Y,S);
initial
begin
    A=4'd6; B=4'd7; M=1'b0;
    #10 M=1'b1;
    #10 A=4'd4; B=4'd8; M=1'b0;
    #10 M=1'b1;
    #10 A=4'd3;B=4'd0;M=1'b0;
    #10 M=1'b1;
    #10 A=4'd9;B=4'd9;M=1'b0;
    #10 M=1'b1;
end
initial #80 $finish;
endmodule
```

M: 0-Adder, 1-Subtractor

Sign: 0-Positive, 1-Negative



b. Multiply by 5:

Logic Code:

```
module multiply5(A,X);
input [3:0] A;
output [6:0] X;
assign X=(A<<2) + A;
endmodule</pre>
```

Test Bench:

```
module test_multiply5();
reg [3:0] A;
wire [6:0] X;
multiply5 M(A,X);
initial
begin
   A=4'd15;
    #10 A=4'd10;
    #10 A=4'd4;
   #10 A=4'd5;
    #10 A=4'd12;
   #10 A=4'd14;
    #10 A=4'd7;
    #10 A=4'd0;
   #10 A=4'd6;
    #10 A=4'd1;
    #10 A=4'd3;
    #10 A=4'd13;
    #10 A=4'd8;
    #10 A=4'd2;
    #10 A=4'd11;
    #10 A=4'd9;
initial #160 $finish;
endmodule
```

Number Product

Number Product

0 ns		20 ns		40 ns		60 ns	
15	10	4	5	12	14	7	0
75	50	20	25	60	70	35	0
80 ns		100 ns		120 ns		140 ns	
6	(1	3	13	8	2	11	<u> </u>
					/ <u> </u>		9