# **DIGITAL DESIGN**

# LAB-4


#### 1. BCD Adder:


#### Logic Code:

```
module full_adder(A,B,C,sum,carry);...
module four_bit_adder(A,B,S,Carry);
input [3:0] A,B;
output [3:0] S;
output Carry;
reg C0=1'b0;
wire C1, C2, C3;
full adder FA1(A[0],B[0],C0,S[0],C1);
full_adder FA2(A[1],B[1],C1,S[1],C2);
full_adder FA3(A[2],B[2],C2,S[2],C3);
full_adder FA4(A[3],B[3],C3,S[3],Carry);
endmodule
module bcd adder(A,B,S,C);
input [3:0] A,B;
output [3:0] S;
output C;
wire [3:0] Z,X;
wire K;
four_bit_adder FBA1(A,B,Z,K);
assign C=K|(Z[3]&Z[2])|(Z[3]&Z[1]);
assign X[0]=1'b0; assign X[1]=C; assign X[2]=C; assign X[3]=1'b0;
four_bit_adder FBA2(X,Z,S);
endmodule
```

#### Test Bench:

```
module test_bcd_adder();
reg [3:0] A,B;
wire [3:0] S;
wire C;
bcd_adder BCDA1(A,B,S,C);
initial
begin
    A=4'd4;B=4'd9;
    #10 A=4'd1;B=4'd6;
    #10 A=4'd7;B=4'd2;
    #10 A=4'd8;B=4'd5;
    #10 A=4'd0;B=4'd3;
    #10 A=4'd2;B=4'd8;
    #10 A=4'd6;B=4'd4;
    #10 A=4'd9;B=4'd7;
    #10 A=4'd5;B=4'd0;
    #10 A=4'd3;B=4'd1;
    #10 A=4'd9;B=4'd9;
    #10 A=4'd0; B=4'd0;
end
initial #120 $finish;
endmodule
```





A B U T

6	i0 ns	70 ns	80 ns	90 ns	100 ns	110 ns
Ж	6	9	5	3	9	0
Ж	4	7	0	1	9	0
0		6	5	4	8	0

#### 2. BCD Subtractor:

#### Logic Code:

```
module tens complement (A, X);
input [3:0] A;
output [3:0] X;
assign X[3] = (A[3]|A[2]) & \sim (A[1]&A[0]);
assign X[2]=A[2]^(A[1]&A[0]);
assign X[1]=~(A[1]^A[0]);
assign X[0]=A[0];
endmodule
module bcd subtractor(A,B,S);
input [3:0] A,B;
output [3:0] S;
wire [3:0] B_comp, Z, Z_comp;
wire C;
tens_complement TC1(B,B_comp);
bcd adder BCDA2(A,B comp,Z,C);
tens_complement TC2(Z,Z_comp);
assign S=C?Z:Z_comp;
endmodule
```

#### Test Bench:

```
module test_bcd_subtractor();
reg [3:0] A,B;
wire [3:0] S;
bcd subtractor BCDS1(A,B,S);
initial
begin
   A=4'd4; B=4'd5;
    #10 A=4'd6;B=4'd4;
   #10 A=4'd7;B=4'd2;
   #10 A=4'd8;B=4'd9;
    #10 A=4'd0; B=4'd3;
   #10 A=4'd2;B=4'd6;
    #10 A=4'd1;B=4'd8;
    #10 A=4'd9; B=4'd7;
   #10 A=4'd5;B=4'd0;
    #10 A=4'd3;B=4'd1;
end
initial #100 $finish;
endmodule
```

	0 ns	10 ns	20 ns	30 ns	40 ns
A	4	6	7	8	0
В	5	4	2	9	3
Diff	1	2	5	1	3
	50 ns	60 ns	70 ns	80 ns	90 ns
A	2	1	9	5	3
В	6	8	7	0	1
Diff	4	7	2	5	2

## 3. Multiplier:

### Logic Code:

```
module binary to bcd(A,X,Y);
input [5:0] A;
output [3:0] X,Y;
wire [3:0] P,Q,U,V,W;
wire [2:0] M,N;
wire 01,02,C1,Ca,Sa,L,D1,D2,J;
assign U[3]=A[5]&A[4]; assign U[2]=~A[5]&A[4]; assign U[1]=A[5]^A[4]; assign U[0]=1'b0;
four bit adder FBAa(A[3:0],U,P,C1);
assign O1=C1|(P[3] & (P[2]|P[1]));
assign V[3]=1'b0; assign V[2]=01; assign V[1]=01; assign V[0]=1'b0;
four bit adder FBAb(P, V, Q);
assign O2=Q[3] & (Q[2]|Q[1]);
assign W[3]=1'b0; assign W[2]=02; assign W[1]=02; assign W[0]=1'b0;
four_bit_adder FBAc(Q,W,X);
assign N[2]=1'b0;
assign N[0]=01^02;
assign N[1]=01&02;
assign M[0]=A[5]^A[4];
assign J=A[5]&A[4];
assign M[1]=J^A[5];
assign M[2]=J&A[5];
assign Y[0]=N[0]^M[0];
assign D1=M[0]&N[0];
full_adder FAa(M[1],N[1],D1,Y[1],D2);
full_adder FAb(M[2],N[2],D2,Y[2],Y[3]);
endmodule
```

```
module multiplier (A, B, M, N);
input [2:0] A,B;
output [3:0] M,N;
wire [5:0] P;
wire [2:0] Y,Z;
wire [2:1] X;
wire C1,S1,C2,S2,C3,C4,C5;
assign P[0]=A[0]&B[0];assign X[1]=A[1]&B[0];assign X[2]=A[2]&B[0];
assign Y[0]=A[0]&B[1];assign Y[1]=A[1]&B[1];assign Y[2]=A[2]&B[1];
assign Z[0]=A[0]&B[2];assign Z[1]=A[1]&B[2];assign Z[2]=A[2]&B[2];
full adder FAa(X[1],Y[0],1'b0,P[1],C1);
full adder FAb(X[2],Y[1],C1,S1,C2);
full adder FAc(1'b0, Y[2], C2, S2, C3);
full adder FAd(S1, Z[0], 1'b0, P[2], C4);
full adder FAe(S2, Z[1], C4, P[3], C5);
full adder FAf(C3, Z[2], C5, P[4], P[5]);
binary to bcd BTB(P,M,N);
endmodule
Test Bench:
module test_multiplier();
reg [2:0] A,B;
wire [3:0] Tens, Ones;
multiplier M1(A,B,Ones,Tens);
initial
begin
    A=3'd4; B=3'd7;
    #10 A=3'd1;B=3'd6;
    #10 A=3'd7;B=3'd2;
    #10 A=3'd6;B=3'd5;
    #10 A=3'd7;B=3'd7;
```

#10 A=3'd2;B=3'd5; #10 A=3'd6;B=3'd4; #10 A=3'd0;B=3'd3; #10 A=3'd5;B=3'd5; #10 A=3'd3;B=3'd1;

initial #100 \$finish;

end

endmodule

A B Tens Unit

4     1     7     6     7       7     6     2     5     7       2     0     1     3     4       8     6     4     0     9	0 ns	10 ns	20 ns	30 ns	40 ns
2 0 1 3 4	4	1	7	6	7
2 0 1 3 4	7	6	2	5	7
8 6 4 0 9	2	0	1	3	4
	8	6	4	0	9

A B Tens Unit

50 ns	60 ns	70 ns	80 ns	90 ns
2	6	0	5	3
5	4	3	5	1
1	2	0	2	0
0	4	0	5	3