

The schematic diagram illustrates the Keyboard input buffer and output latch circuit. It consists of two integrated circuits: the SN74LS244N (U8) and the SN74LS273N (U5).

Keyboard input buffer (U8): This 8-bit buffer is configured with its VCC pin (pin 1) connected to +5V and its GND pin (pin 2A1) connected to ground. The output of the buffer is connected to the keyboard matrix. The input pins (pins 1A1, 2A1, 3A1, 4A1, 5A1, 6A1, 7A1, 8A1) are connected to the keyboard matrix. The output pins (pins 1Y1, 2Y1, 3Y1, 4Y1, 5Y1, 6Y1, 7Y1, 8Y1) are connected to the keyboard matrix. The output pins are also connected to the keyboard matrix. The output pins are also connected to the keyboard matrix.

Keyboard output latch (U5): This 8-bit latch is configured with its VCC pin (pin 1) connected to +5V and its GND pin (pin 2A1) connected to ground. The output of the latch is connected to the keyboard matrix. The input pins (pins 1A1, 2A1, 3A1, 4A1, 5A1, 6A1, 7A1, 8A1) are connected to the keyboard matrix. The output pins (pins 1Y1, 2Y1, 3Y1, 4Y1, 5Y1, 6Y1, 7Y1, 8Y1) are connected to the keyboard matrix. The output pins are also connected to the keyboard matrix. The output pins are also connected to the keyboard matrix.

The schematic diagram illustrates the bus interface for the AD9288. It features three 16-bit bus drivers, labeled R1, R2, and R3, all of type CA16-10334LF. These drivers are connected to a +5V supply and a GND (ground) symbol. Driver R1 is connected to the bus lines KB_COL_0, KB_COL_1, KB_COL_2, and KB_COL_3. Driver R2 is connected to KB_COL_4, KB_COL_5, KB_COL_6, and KB_COL_7. Driver R3 is connected to the control signals /BUSREQ, /WAIT, /INT, and /NMI. Each driver has a single output line connected to the +5V supply and a common ground connection to the GND symbol.

U11
4MHz

Pin 1: Tri-State/NC (connected to GND)
Pin 2: CaseGND (connected to GND)
Pin 3: Vdd (connected to +5V)
Pin 4: Output (connected to /CPU_CLK)

Figure 1: Pin connections for the Z80 CPU. The diagram shows a Z80 CPU chip (U1) with pins 1 through 28. The connections are as follows:

- Pins 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27: +5V
- Pins 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28: GND
- Pin 29: +5V
- Pin 30: GND
- Pin 31: +5V
- Pin 32: GND

The chip is labeled U1 Z80CPU. The power supply is labeled +5V. The ground is labeled GND. The capacitor is labeled 100nF C3. The pins are labeled with their functions: /CPU_RST, /CPU_CLK, /NMI, /INT, /M1, /WAIT, /RD, /WR, /MREQ, /IOREQ, /BUSREQ, /BUSACK, A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, D0, D1, D2, D3, D4, D5, D6, D7.

RAM

0x4000-0xFFFF

u2

AS61C1008-55PCN

Pinout for RAM (AS61C1008-55PCN):

Pin	Signal	Pin	Signal
1	NC	17	Vcc
2	A16	18	A15
3	A14	19	A13
4	A12	20	A11
5	A7	21	A6
6	A5	22	A4
7	A3	23	A2
8	A1	24	A0
9	A15	25	A14
10	A13	26	A12
11	A11	27	A10
12	A9	28	A8
13	A7	29	A6
14	A5	30	A4
15	A3	31	A2
16	A1	32	A0

ROM

0x0000-0x3FFF

u3

AT28C256-15PU

Pinout for ROM (AT28C256-15PU):

Pin	Signal	Pin	Signal
1	Vcc	15	GND
2	WE#	16	I/O0
3	A12	17	I/O1
4	A13	18	I/O2
5	A8	19	I/O3
6	A9	20	D7
7	A11	21	D6
8	OE#	22	D5
9	A10	23	D4
10	A11	24	D3
11	A12	25	D2
12	A13	26	D1
13	A8	27	D0
14	A9	28	D7

	GND	U6	+5V
	X6551FV-2X2T-C8B032		
	1	2	3
	2	3	4
	3	4	5
	4	5	6
	5	6	7
	6	7	8
	7	8	9
	8	9	10
CPU_CLK	11	11	12
/CF_EN	13	14	10_IO_EN_7
/IO_EN_1	15	15	16_IO_EN_3
/IO_EN_6	17	18	10_IO_EN_5
AWM	19	19	20_INT
/IOREQ	21	21	22_MREQ
	22	21	22
/RD	25	23	24
AWR	27	25	26
/BUSACK	29	27	28
AWAI	31	29	30
/BUSREQ	33	31	32
/CPU_RST	35	33	34
IMJ	37	35	36
D0	39	37	38
D1	41	39	40
D2	43	41	42
D3	45	43	44
D4	47	45	46
D5	49	47	48
D6	51	49	50
D7	53	51	52
	54	53	54

[illegible][illegible]

TITLE: DrunkPC v3		Drawn by drunkbatya Reviewed by AlexKaut	REV: 1.2
	Company: DrunkBatya		Sheet: 1/1
	Date: 2024-12-09	Drawn By:	