






Title		
BLOCK DIAGRAM		
Drawn:	Document Number	Rev
L. NGUYEN 06/2020	AFE7950EVM	A
Date: Monday, June 29, 2020	Sheet 1 of 32	







TEXAS INSTRUMENTS



Title		RX
Size B	Document Number	Rev A
AFE7950EVM		
Date:	Monday, June 29, 2020	Sheet 3 of 32









M = Mezzanine Board or AFE79xx Board
C = Carrier Board or FPGA/ASIC Board
M2C = Mezzanine to Carrier







Title		TXA & TXB	
Size	B	Document Number	AFE7950EVM
Date:	Thursday, June 18, 2020	Sheet	6 of 32













Title		LEVEL SHIFTERS			
Size B	Document Number	AFE7950EVM			Rev A
Date:	Wednesday, May 20, 2020		Sheet	10	of 32




TEXAS INSTRUMENTS


Title	CPLD	
Size	B	Document Number
Date:	Wednesday, May 20, 2020	Sheet 11 of 32
Rev	A	






Title		DUT POWER 1				
Size B	Document Number			AFE7950EVM		Rev A
Date:	Wednesday, May 20, 2020		Sheet	13	of	32









Title	
USB	
Size B	Document Number AFE7950EVM
Rev A	Date: Wednesday, May 20, 2020


Sheet 16 of 32




Place close to DUT.











1x AFE78xx Block Diagram




















Title		
Size	Document Number	Rev
B	AFE7950EVM	A
Date: Wednesday, May 20, 2020	Sheet 24 of 32	














All VBUS to be connected to sense lines of LDO

