Memory & Caches

Dr. Arjan Durresi Louisiana State University Baton Rouge, LA 70810 Durresi@Csc.LSU.Edu

These slides are available at:

http://www.csc.lsu.edu/~durresi/CSC7080_06/

Louisiana State University

5- Memory & Caches - 1




- Basics of Caches
- Measuring and Improving Cache Performance
- □ Framework for Memory Hierarchies

Memory

- □ "You can never be too rich, too thin, or have too much memory"
- Create the illusion of unlimited fast memory
- Analogy with the use of library books
 - o Get the books you need once
 - o Or go to library each time you need new data
- Temporal Locality: if an item is referenced, it will tend to be referenced again soon.
- Spatial Locality: If an item is referenced, items whose addresses are close by will tend to be referenced soon
- Locality comes from natural program structure such as loops, arrays etc.
- Memory hierarchy: multiple levels of memory with different speeds and sizes

Louisiana State University

5- Memory & Caches - 3




Memories: Review


□ SRAM:

- o value is stored on a pair of inverting gates
- very fast but takes up more space than DRAM (4 to 6 transistors)

■ DRAM:


- o value is stored as a charge on capacitor (must be refreshed)
- very small but slower than SRAM (factor of 5 to 10)






Louisiana State University

5- Memory & Caches - 5



Basic Structure of Memory Hierarchy



The user has the illusion of a memory as large as the largest level, But can be accessed as if it were all built from the fastest one

Louisiana State University

5- Memory & Caches - 7

CSC7080 SP06

Exploiting Memory Hierarchy

Users want large and fast memories!

SRAM access times are .5 - 5ns at cost of \$4000 to \$10,000 per GB.

DRAM access times are 50-70ns at cost of \$100 to \$200 per GB. Disk access times are 5 to 20 million ns at cost of \$.50 to \$2 per GB.

Try and give it to them anyway


build a memory hierarchy
Level 1
Level 1
Level 2
Level 1
Level 1
Level 1
Level 1
Level 1

Louisiana State University

5- Memory & Caches - 8

Memory Hierarchy: Terminology

- ☐ Hit: data appears in some block in the upper level (example: Block X)
 - Hit Rate: the fraction of memory access found in the upper level
 - Hit Time: Time to access the upper level which consists of RAM access time + Time to determine hit/miss
- Miss: data needs to be retrieve from a block in the lower level (Block Y)
 - Miss Rate = 1 (Hit Rate)
 - o Miss Penalty: Time to replace a block in the upper level + Time to deliver the block the processor
- □ Hit Time << Miss Penalty (500 instructions on 21264!)</p>



The Principle of Locality

- The Principle of Locality:
 - o Program access a relatively small portion of the address space at any instant of time.
- Two Different Types of Locality:
 - o <u>Temporal Locality</u> (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
 - o Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straightline code, array access)
- Last 15 years, HW relied on locality for speed

Locality

- □ A principle that makes having a memory hierarchy a good idea
- □ If an item is referenced,

temporal locality: it will tend to be referenced again soon spatial locality: nearby items will tend to be referenced soon.

Why does code have locality?

- Our initial focus: two levels (upper, lower)
 - o block: minimum unit of data
 - o hit: data requested is in the upper level
 - o miss: data requested is not in the upper level

Louisiana State University

5- Memory & Caches - 11


CSC7080 SP06

Memory Hierarchy


Miss rate: the fraction of memory Access not found in a level of the Memory hierarchy

Hit time: the time required to Access a level of the hierarchy, Including the time needed to determine The access is a hit or a miss

Miss penalty: the time required to fetch a block into a level of the memory Hierarchy from the lower level, including the time to access the block, transmit it, and insert in the needed level



Memory Hierarchy



Louisiana State University

5- Memory & Caches - 13

CSC7080 SP06

Cache

- Two issues:
 - How do we know if a data item is in the cache?
 - o If it is, how do we find it?
- Our first example:
 - o block size is one word of data
 - "direct mapped"

For each item of data at the lower level, there is exactly one location in the cache where it might be.

e.g., lots of items at the lower level share locations in the upper level

Cache Measures

- □ *Hit rate*: fraction found in that level
 - o So high that usually talk about Miss rate
 - Miss rate fallacy: as MIPS to CPU performance, miss rate to average memory access time in memory
- Average memory-access time
 - = Hit time + Miss rate x Miss penalty (ns or clocks)
- Miss penalty: time to replace a block from lower level, including time to replace in CPU
 - o access time: time to lower level
 - = f(latency to lower level)
 - o transfer time: time to transfer block
 - =f(BW between upper & lower levels)


Louisiana State University

5- Memory & Caches - 15


CSC7080 SP06


Direct Mapped Cache

Mapping: address is modulo the number of blocks in the cache



(Block Address) modulo (Number of cache blocks in the cache)





Cache

- How many bits are required for a direct-mapped cache with 16 KB of data and 4-word blocks, assuming 32-bit address?
- 16 KB -> 4Kwords, 2¹² words, with a block size of 4 words -> 2¹⁰ blocks
- Each block has 4 x 32 = 128 bits data plus a tag
- □ If number of blocks = 2^n , word = 2^m , the tag field = 32 n m 2○ Tag = 32 - 10 - 2 - 2 = 18
- □ Total cache = 2^{10} × (128 + (32 10 -2 -2) +1) = 2^{10} × 147 = 147 Kbits = 18.4 KB
- So 18.4 KB for a 16 KB cache, total number of bits is 1.15 times as nedded just for the storage of data

Louisiana State University

5- Memory & Caches - 19

CSC7080 SP06

Mapping to Cache

- □ A cache with 64 blocks and a block size of 16 bytes.
- □ What block number does byte address 1200 map to?
- (Block Address) modulo (Number of cache blocks in the cache)
- The address of the block = = 75

 Byte address = 75
- □ That maps to cache block number (75 modulo 64) = 11
- □ This block maps all addresses between 1200 and 1215
- Larger blocks exploit spatial locality to lower miss rate
- But when block too big relatively to cache more competition for those blocks - the block will be out of cache before many of its words are used

Block Size


- □ Increasing the block size cost of a miss increases
- Miss penalty time required to fetch the block from the next level of hierarchy and load it into the cache.
- Time to fetch
 - o Latency to the first word
 - Transfer time for the rest of the block
- When the block size increases
 - The improvement in the miss rate starts to decrease
 - The increase in miss penalty > improvement in miss rate
 - The cache performance decreases

Louisiana State University

5- Memory & Caches - 21

CSC7080 SP06


Miss Rate vs. Block Size



Each line represents a cache of different size The miss rate goes up if the block size is too large relative to cache size.

Direct Mapped Cache

□ Taking advantage of spatial locality:



For SPEC200 : Instruction miss rate = 0.4%, Data miss rate = 11.4%, Effective combined miss rate = 3.2%

Louisiana State University

5- Memory & Caches - 23

CSC7080 SP06

Hits vs. Misses

- Read hits
 - o this is what we want!
- Read misses
 - stall the CPU, fetch block from memory, deliver to cache, restart
 - Similar to pipeline stalls. What is the difference among them?
- Steps for cache (instruction) miss:
 - Send the original PC value (current PC -4) to the memory
 - Instruct main memory to perform a read and wait for the memory to complete access.
 - Write the cache entry, putting the data from memory in the data portion of the entry, writing the upper bits of the address from ALU into the tag field, and turning the valid bit on.
 - Restart the instruction execution at the first step, which will refetch the instruction, this time in the cache.

Writes


- Write hits:
 - Avoid inconsistency between cache and memory
 - o can replace data in cache and memory (write-through)
 - Writes very slow 100 processor clock
 - SPEC2000 integer 10% of instructions are stores
 - If CPI without writes is 1.0, spending 100 extra cycles on every writes: 1.0 + 100×10% = 11
 - Use write in cache and in buffer a write buffer stores the data while it is waiting to be written into memory.
 - If buffer is full processor will stall
 - To avoid stalling increase the depth of the buffer
 - write the data only into the cache (write-back the cache later). It written into memory when replaced. More complex mechanism.
- Write misses:
 - o read the entire block into the cache, then write the word
 - Write the word into memory
 - Write-back
 - Uses a store buffer. Two cycles one to write in the buffer, second to write from the buffer to the cache.
 - Write-through can be done in one cycle

Louisiana State University

5- Memory & Caches - 25

CSC7080 SP06

FastMATH Example



FastMATH – a fast embedded microprocessor – MIPS architecture It has separate instruction and data cache. Each cache is 16KB, or 4K words, with 16-word blocks.

Louisiana State Uni 080 SP06

Read

- Send address to the appropriate cache. The address comes from the PC (for an instruction) or from ALU (for data)
- □ If it is a hit, the requested word is available on the data lines. Since there are 16 words in the desired block, it is selected using a multiplexor.
- □ If it is a miss, the address is sent to the main memory. When the memory returns the data, it is written into the cache and then read.

Louisiana State University

5- Memory & Caches - 27

CSC7080 SP06


Writes

- FastMATH offers both write-through and write-back
- Operating systems decide which strategy to use for a given application
- It has a one-entry write buffer
- □ Miss rate for SPEC2000 banchmarks:
 - Instruction miss rate = 0.4%
 - Data miss rate = 11.4%
 - Effective combined miss rate = 3.2%.
 Depends on the frequency of data and instructions rate.

5- Memory & Caches - 28

Hardware Issues

Make reading multiple words easier by using banks of memory



Louisiana State University

5- Memory & Caches - 29

CSC7080 SP06

Access Time


- □ 1 memory bus clock cycle to send the address
- □ 15 memory bus clock for each DRAM access initiated
- □ 1 memory bus clock cycle to send a word data
- ☐ If we have a cache of four words:
- One-word-wide memory Miss penalty = $1+4 \times 15+4 \times 1=65$ memory bus clock cycles
 - Number of bytes transferred per bus clock for a single miss 4x4/65=.25
- □ With 2 word width (Fig b, slide 18) miss penalty = $1 + 2 \times 15 + 2 \times 1 = 33$
 - The bandwidth of a single miss is 0.48
- □ With 4 word width (Fig b) miss penalty = 1 + 15 + 1= 17
 - The bandwidth of a single miss is 0.94
- Try to have access initiated in parallel, use banks of memories (Fig c, slide 19)

Interleaving scheme:

- Miss penalty = $1 + 1 \times 15 + 4 \times 1 = 20$ memory bus clock cycles
- This is an effective bandwidth per miss of 0.80 bytes per clock, or about

Performance

Increasing the block size tends to decrease miss rate:



Use split caches because there is more spatial locality in code:

Program	Block size in words	Instruction miss rate	Data miss rate	Effective combined miss rate
gcc	1	6.1%	2.1%	5.4%
_	4	2.0%	1.7%	1.9%
spice	1	1.2%	1.3%	1.2%
	4	0.3%	0.6%	0.4%

Louisiana State University

5- Memory & Caches - 31

CSC7080 SP06

Performance

Simplified model:

execution time = (execution cycles + Memory-stall cycles) \times cycle time

Memory-stall cycles = # of instructions \times miss ratio \times miss penalty

- Memory-stall= Read-stall cycles + Write-stall cycles
- Read-stall cycles = Reads/Program × Read miss rate × Read miss penalty
- Writes are more complex:
 - Write-through: write misses and buffer stalls (when buffer is fill)

Write-stall cycles = Write/Program \times Write miss rate \times Write miss penalty + Write buffer stalls

 With a deep buffer (e.g. four or more words) and a memory of accepting writes at a rate higher than the average program write frequency - write buffer stall can be ignored

Louisiana State University

5- Memory & Caches - 32

Example of Cache Performance

- Assume an instruction miss rate for a program is 2% and a data cache miss rate is 4%
- □ If CPI is 2 without any memory stalls
- Miss penalty is 100 cycles for all misses
- □ How much faster it would run using SPECTint2000 without miss?
- $\hfill\Box$ The number of memory miss cycles for instructions in terms of instructions I is :
 - Instruction miss cycle = $I \times 2\% \times 100 = 2.00 \times I$
- □ The frequency of stores in SPECint2000 is 36%: Data miss cycles = $I \times 36\% \times 4\% \times 100 = 1.44 \times I$
- □ Total number of memory-stall cycles is 2 I + 1.44 I = 3.44 I
- \bigcirc CPI = 2 + 3.44 = 5.44
- Performance improvement = 5.44/2 = 2.72, amount of time in memory stalls = 3.44/5.44 = 63%
- □ If we speed up the processor CPI = 1, Performance improvement = 4.44, amount of time in memory stalls = 3.44/4.44 = 77%

Louisiana State University

5- Memory & Caches - 33

CSC7080 SP06

Example (cont.)

- □ If we increase the processor clock rate by 2
- □ The miss penalty will be twice as many clocks 200 clock cycles: Total miss per instruction = 2%x200 + 36%x4%x200 = 6.88
- □ The faster compute will have CPI = 2 + 6.88 = 8.88
- Let us compare the two computers:

Performance fast clock Execution time slow clock

Performance slow clock Execution time fast clock

$$= \frac{\text{IC x CPI}_{\text{slow}} \text{ x Clock cycles}}{\text{IC x CPI}_{\text{fast}} \text{ x } \frac{\text{Clock cycles}}{2}} = \frac{5.44}{8.88 / 2} = 1.23$$

So the performance improvement is degraded fro 2 to 1.23 because cache misses

Example (cont.)

- If we improve both lower CPI and higher clock
- □ The lower the CPI the more pronounced is the impact of stall cycles
- The higher the processor rate larger miss penalty

Louisiana State University

5- Memory & Caches - 35


CSC7080 SP06

Improving Performance

- Two ways of improving performance:
 - o decreasing the miss ratio
 - o decreasing the miss penalty

What happens if we increase block size?

Decreasing miss ratio with associativity



Louisiana State University

5- Memory & Caches - 37

CSC7080 SP06

Misses and Associatively in Caches

- Assume three caches, each of four one-word blocks
- One cache is fully associative, a second is two-way set associative, and the third is direct mapped
- ullet Find the number of misses for each cache given the following sequence of addresses: 0, 8, 0, 6, 8
- Direct mapped:
 - o Cache block = Block address modul 4
 - o 0=0module4, 2=6 module 4, 0=8module 4

Address of memory Block accessed	Hit or miss	Contents of a cache blocks after reference			
		0	1	2	3
0	miss	Mem[0]			
8	miss	Mem[8]			
0	miss	Mem[0]			
6	miss	Mem[0]		Mem[6]	
8	miss	Mem[8]		Mem[6]	

Louisiana State University

5- Memory & Caches - 38

Misses and Associatively in Caches

- □ The set-associative has two sets (with indices 0 and 1) with two elements per set.
- □ Set = address module 2
- 0=0module2, 0=6module2, 0=8module2
- Replace the least recently used block within a set

Address of memory Block accessed	Hit or miss	Contents of a cache blocks after reference			
		Set0	Set0	Set1	Set1
0	miss	Mem[0]			
8	miss	Mem[0]	Mem[8]		
0	hit	Mem[0]	Mem[8]		
6	miss	Mem[0]	Mem[6]		
8	miss	Mem[8]	Mem[6]		

Louisiana State University

5- Memory & Caches - 39

CSC7080 SP06

Misses and Associatively in Caches

- □ The fully associative has four blocks. Three misses
- If we had 8 blocks in cache, there would be no replacement s three misses
- □ If we had 16 blocks the three caches would have the same performance
- Cache size and associativity are related in determining cache

perstarmance memory Block accessed	Hit or miss	Contents of a cache blocks after reference			
		Block00	Block1	Block2	Block3
0	miss	Mem[0]			
8	miss	Mem[0]	Mem[8]		
0	hit	Mem[0]	Mem[8]		
6	miss	Mem[0]	Mem[8]	Mem[6]	
8	hit	Mem[8]	Mem[8]	Mem[6]	

Performance


 SPEC2000 benchmarks for a 64KB data cache with a 16-word block. Associativity from one to eight way

Associativity	Data miss rate		
1	10.3%		
2	8.6%		
4	8.3%		
8	8.1%		


Louisiana State University

5- Memory & Caches - 41

CSC7080 SP06



the size of tag by 1 bit



Louisiana State University

Decreasing miss penalty with multilevel caches

- Add a second level cache:
 - o often primary cache is on the same chip as the processor
 - o use SRAMs to add another cache above primary memory (DRAM)
 - o miss penalty goes down if data is in 2nd level cache
- Example:
 - o CPI of 1.0 on a 5 Ghz machine with a 2% miss rate, 100ns DRAM access
 - Adding 2nd level cache with 5ns access time decreases miss rate to .5%. How much faster will the processor be?

Performance

□ The miss penalty to main memory is:

$$\frac{100 \text{ ns}}{0.2 \frac{\text{ns}}{\text{Clock cycle}}} = 500 \text{ clock cycles}$$

□ The effective CPI with one level of caching is given:

Total CPI = CPI + Memory-stall cycles per instruction

For one level of caching:

Total CPI = $1 + 2\% \times 500 = 11$

□ For two level of caching a miss in primary cache leads to a secondary cache or main memory. The miss penalty for an access to the second-level cache:

25 alosk evolves

$$\frac{5 \text{ ns}}{0.2} = 25 \text{ clock cycles}$$

Louisiana State University

5- Memory & Caches - 45

CSC7080 SP06

Performance

Total CPI = 1 Primary stalls per instr. + Secondary stalls per instr. =

The processor with the secondary cache is faster by:

11/4 = 2.8

Improvements

- Using multilevel caches:
 - o try and optimize the hit time on the 1st level cache
 - Small and fast
 - o try and optimize the miss rate on the 2nd level cache
 - large


Louisiana State University

5- Memory & Caches - 47

CSC7080 SP06

KB Direct Mapped Cache, 32B blocks □ For a 2 ** N byte cache:

- - The uppermost (32 N) bits are always the Cache Tag
 - The lowest M bits are the Byte Select (Block Size = 2 ** M)




Louisiana State University

5- Memory & Caches - 48




- □ N-way set associative: N entries for each Cache Index
 - N direct mapped caches operates in parallel (N typically 2 to 4)
- Example: Two-way set associative cache
 - o Cache Index selects a "set" from the cache
 - The two tags in the set are compared in parallel
 - o Data is selected based on the tag result



Disadvantage of Set Associative Cache

- N-way Set Associative Cache v. Direct Mapped Cache:
 - N comparators vs. 1
 - Extra MUX delay for the data
 - Data comes AFTER Hit/Miss
- In a direct mapped cache, Cache Block is available BEFORE Hit/Miss:
 - o Possible to assume a hit and continue. Recover later if miss.



4 Questions for Memory Hierarchy

- □ Q1: Where can a block be placed in the upper level? (Block placement)
- Q2: How is a block found if it is in the upper level?

(Block identification)

- Q3: Which block should be replaced on a miss?
 (Block replacement)
- Q4: What happens on a write? (Write strategy)

Louisiana State University

5- Memory & Caches - 51

CSC7080 SP06

Q1: Where can a block be placed in the upper level? Block 12 placed in 8 block cache: Fully associative, direct mapped, 2-way set associative S.A. Mapping = Block Number Modulo Number Sets Direct Mapped 2-Way Assoc

Cache 01234567 01234567 0123456 11111111112222222222233 01234567890123456789012345678901

Full Mapped

Memory

 $(12 \mod 8) = 4$

 $(12 \mod 4) = 0$

Louisiana State University

5- Memory & Caches - 52

Q2: How is a block found if it is in the upper level?

- □ Tag on each block
 - No need to check index or block offset
- Increasing associativity shrinks index, expands tag

Block Address		Block
Tag	Index	Offset

Louisiana State University

5- Memory & Caches - 53

CSC7080 SP06

Q3: Which block should be replaced on a miss?

- Easy for Direct Mapped
- Set Associative or Fully Associative:
 - Random
 - oLRU (Least Recently Used)

Assoc: 2-way 4-way 8-way
Size LRU Ran LRU Ran LRU Ran
16 KB 5.2% 5.7% 4.7%5.3% 4.4% 5.0%
64 KB 1.9% 2.0% 1.5%1.7% 1.4% 1.5%
256 KB1.15%1.17% 1.13% 1.13% 1.12%

Louisiana State University 5- Memory & Caches - 54

Q4: What happens on a write?


- Write through—The information is written to both the block in the cache and to the block in the lower-level memory.
- Write back—The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced.
 - o is block clean or dirty?
- Pros and Cons of each?
 - WT: read misses cannot result in writes
 - WB: no repeated writes to same location
- WT always combined with write buffers so that don't wait for lower level memory

Louisiana State University

5- Memory & Caches - 55

CSC7080 SP06

Write Buffer for Write Through



- □ A Write Buffer is needed between the Cache and Memory
 - Processor: writes data into the cache and the write buffer
 - Memory controller: write contents of the buffer to memory
- Write buffer is just a FIFO:
 - Typical number of entries: 4
 - Works fine if: Store frequency (w.r.t. time) << 1 / DRAM write cycle
- Memory system designer's nightmare:
 - Store frequency (w.r.t. time) -> 1 / DRAM write cycle
 - Write buffer saturation

Impact of Memory Hierarchy on Algorithms

- Today CPU time is a function of (ops, cache misses) vs. just f(ops): What does this mean to Compilers, Data structures, Algorithms?
- "The Influence of Caches on the Performance of Sorting" by A. LaMarca and R.E. Ladner. Proceedings of the Eighth Annual ACM-SIAM Symposium on Discrete Algorithms, January, 1997, 370-379.
- Quicksort: fastest comparison based sorting algorithm when all keys fit in memory
- Radix sort: also called "linear time" sort because for keys of fixed length and fixed radix a constant number of passes over the data is sufficient independent of the number of keys
- For Alphastation 250, 32 byte blocks, direct mapped L2 2MB cache, 8 byte keys, from 4000 to 4000000


Louisiana State University

5- Memory & Caches - 57


CSC7080 SP06

Cache Complexities

Not always easy to understand implications of caches:




Theoretical behavior of Radix sort vs. Quicksort



Observed behavior of Radix sort vs. Quicksort

Cache Complexities

Here is why:




Memory system performance is often critical factor

- o multilevel caches, pipelined processors, make it harder to predict outcomes
- o Compiler optimizations to increase locality sometimes hurt ILP

Difficult to predict best algorithm: need experimental data Louisiana State University 5- Memory & Caches - 59 CSC708



- By taking advantage of the principle of locality:
 - o Present the user with as much memory as is available in the cheapest technology.
 - o Provide access at the speed offered by the fastest technology.



Louisiana State University

5- Memory & Caches - 60

Ks


CSC7080 SP06

Ts

Gs


Virtual Memory

- Main memory can act as a cache for the secondary storage (disk)
- To allow efficient and safe sharing of memory among multiple programs
- Program to exceed the size of memory



- Advantages:
 - illusion of having more physical memory
 - program relocation

Louisiana State Prootection - by address of ransaction 61



Three Advantages of Virtual Memory

Translation:

- Program can be given consistent view of memory, even though physical memory is scrambled
- Makes multithreading reasonable (now used a lot!)
- Only the most important part of program ("Working Set") must be in physical memory.
- Contiguous structures (like stacks) use only as much physical memory as necessary yet still grow later.

Protection:

- o Different threads (or processes) protected from each other.
- o Different pages can be given special behavior
 - (Read Only, Invisible to user programs, etc).
- Kernel data protected from User programs
- Very important for protection from malicious programs
 Far more "viruses" under Microsoft Windows

Sharing:

 Can map same physical page to multiple users ("Shared memory")

Louisiana State University

5- Memory & Caches - 63

CSC7080 SP06

Issues in Virtual Memory System Design

What is the size of information blocks that are transferred from secondary to main storage (M)? ⇒ page size

(Contrast with physical block size on disk, I.e. sector size)

Which region of M is to hold the new block ⇒ placement policy


How do we find a page when we look for it? ⇒ block identification

Block of information brought into M, and M is full, then some region of M must be released to make room for the new block

⇒ replacement policy

What do we do on a write? ⇒ write policy

Missing item fetched from secondary memory only on the occurrence of a fault ⇒ demand load policy




Louisiana State University

5- Memory & Caches - 64


Pages: virtual memory blocks


- Page faults: the data is not in memory, retrieve it from disk
 - o huge miss penalty, thus pages should be fairly large (e.g., 4KB)
 - o reducing page faults is important (LRU is worth the price)
 - o can handle the faults in software instead of hardware
 - o using write-through is too expensive so we use writeback





Louisiana State University

5- Memory & Caches - 65













Louisiana State University 5- Memory & Caches - 69 CSC7080 SP06










Louisiana State University

5- Memory & Caches - 73



Summary #1/5: Control and Pipelining

- □ Control VIA State Machines and Microprogramming
- Just overlap tasks; easy if tasks are independent
- □ Speed Up ≤ Pipeline Depth; if ideal CPI is 1, then:

$$Speedup = \frac{Pipeline \ depth}{1 + Pipeline \ stall \ \textit{CPI}} \times \frac{\textit{Cycle Time}_{unpipelined}}{\textit{Cycle Time}_{pipelined}}$$

- Hazards limit performance on computers:
 - Structural: need more HW resources
 - Data (RAW,WAR,WAW): need forwarding, compiler scheduling
 - Control: delayed branch, prediction


Louisiana State University

5- Memory & Caches - 75

CSC7080 SP06

Summary #2/5: Caches

- The Principle of Locality:
 - Program access a relatively small portion of the address space at any instant of time.
 - Temporal Locality: Locality in Time
 - Spatial Locality: Locality in Space
- Three Major Categories of Cache Misses:
 - <u>Compulsory Misses</u>: sad facts of life. Example: cold start misses.
 - o Capacity Misses: increase cache size
 - <u>Conflict Misses</u>: increase cache size and/or associativity.
 Nightmare Scenario: ping pong effect!
- Write Policy:
 - Write Through: needs a write buffer. Nightmare: WB saturation
 - Write Back: control can be complex



Summary #4/5: TLB, Virtual Memory

- Caches, TLBs, Virtual Memory all understood by examining how they deal with 4 questions: 1) Where can block be placed? 2) How is block found? 3) What block is repalced on miss? 4) How are writes handled?
- Page tables map virtual address to physical address
- TLBs are important for fast translation
- TLB misses are significant in processor performance
 - funny times, as most systems can't access all of 2nd level cache without TLB misses!

Summary #5/5: Memory Hierachy

- Virtual memory was controversial at the time: can SW automatically manage 64KB across many programs?
 - 1000X DRAM growth removed the controversy
- Today VM allows many processes to share single memory without having to swap all processes to disk; today VM protection is more important than memory hierarchy
- Today CPU time is a function of (ops, cache misses)
 vs. just f(ops):
 What does this mean to Compilers, Data structures,
 Algorithms?

Louisiana State University

5- Memory & Caches - 79

CSC7080 SP06

Modern Systems

Characteristic	Intel Pentium P4	AMD Opteron
Virtual address	32 bits	48 bits
Physical address	36 bits	40 bits
Page size	4 KB, 2/4 MB	4 KB, 2/4 MB
TLB organization	1 TLB for instructions and 1 TLB for	2 TLBs for instructions and 2 TLBs for data
	data Both are four-way set associative Both use pseudo-LRU replacement Both have 128 entries TLB misses handled in hardware	Both L1 TLBs fully associative, LRU replacement
		Both L2 TLBs are four-way set associativity, round-robin LRU
		Both L1 TLBs have 40 entries
		Both L2 TLBs have 512 entries
		TLB misses handled in hardware

FIGURE 7.34 Address translation and TLB hardware for the Intel Pentium P4 and AMD Optoron. The word size sets the maximum size of the virtual address, but a processor need not use all bits. The physical address size is independent of word size. The P4 has one TLB for instructions and a separate identical TLB for data, while the Optoron has both an L1 TLB and an L2 TLB for instructions and identical L1 and L2 TLB for data. Both processors provide supports for large pages, which are used for things like the operating system or mapping a frame buffer. The large-page scheme evoids using a large number of entries to map a single object that is abvery present.

Characteristic	Intel Pentium P4	AMD Opteron
L1 cache organization	Split instruction and data caches	Split Instruction and data caches
L1 cache size	8 KB for data, 96 KB trace cache for RISC instructions (12K RISC operations)	64 KB each for Instructions/data
L1 cache associativity	4-way set associative	2-way set associative
L1 replacement	Approximated LRU replacement	LRU replacement
L1 block size	64 bytes	64 bytes
L1 write policy	Write-through	Write-back
L2 cache organization	Unified (Instruction and data)	Unified (instruction and data)
L2 cache size	512 KB	1024 KB (1 MB)
L2 cache associativity	8-way set associative	16-way set associative
L2 replacement	Approximated LRU replacement	Approximated LRU replacement
L2 block size	128 bytes	64 bytes
L2 write policy	Write-back	Write-back

FIGURE 7.35 First-level and second-level caches in the Intel Pentium P4 and AMD Optoron. The primary caches in the P4 are physically indexed and tagged; for a discussion of the alternatives, see the Elaboration on page 527.

Modern Systems

Things are getting complicated!

MPU	AMD Opteron	Intrinsity FastMATH	Intel Pentium 4	Intel PXA250	Sun UltraSPARC IV
Instruction set architecture	IA-32, AMD64	MIPS32	IA-32	ARM	SPARC V9
Intended application	server	embedded	desktop	low-power embedded	server
Die size (mm²) (2004)	193	122	217		356
Instructions Issued/clock	3	2	3 RISC ops	1	4 × 2
Clock rate (2004)	2.0 GHz	2.0 GHz	3.2 GHz	0.4 GHz	1.2 GHz
Instruction cache	64 KB, 2-way set associative	16 KB, direct mapped	12000 RISC op trace cache (~96 KB)	32 KB, 32-way set associative	32 KB, 4-way set associative
Latency (clocks)	3?	4	4	1	2
Data cache	64 KB, 2-way set associative	16 KB, 1-way set associative	8 KB, 4-way set associative	32 KB, 32-way set associative	64 KB, 4-way set associative
Latency (clocks)	3	3	2	1	2
TLB entries (I/D/L2 TLB)	40/40/512/ 512	16	128/128	32/32	128/512
Minimum page size	4 KB	4 KB	4 KB	1 KB	8 KB
On-chip L2 cache	1024 KB, 16-way set associative	1024 KB, 4-way set associative	512 KB, 8-way set associative	_	-
Off-chip L2 cache	-	-	_	-	16 MB, 2-way set associative
Block size (L1/L2, bytes)	64	64	64/128	32	32

FIGURE 7.36 Dosktop, embedded, and server microprocessors in 2004. From a memory hierarchy perspective, the primary differences between categories is the L2 cache. There is no L2 cache for the low-power embedded, a large on-chip L2 for the embedded and destcop, and 16 MB off thip for the server. The processor clock rates also vary: 0.4 GHz for low-power embedded, 1 GHz or higher for the rest. Note that UltraSPARC IV has two processors on the chip.


Louisiana State University

5- Memory & Caches - 81

CSC7080 SP06

Some Issues

- Processor speeds continue to increase very fast
 - much faster than either DRAM or disk access times



- Design challenge: dealing with this growing disparity
 - o Prefetching? 3rd level caches and more? Memory design?

Summary



- Memory Hierarchy
- □ Cache Memory: Performance
- Virtual Memory

Louisiana State University

5- Memory & Caches - 83