

PSoC® Creator™ Project Datasheet for PSoC_pram_controller

Creation Time: 12/19/2013 21:53:23

User: Joachim\Joachim

Project: PSoC_pram_controller

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810

Phone (Intl): 408.943.2600 http://www.cypress.com



Copyrights

Copyright © 2013 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Designer is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

The information in this document is subject to change without notice and should not be construed as a commitment by Cypress. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. No part of this document may be copied, or reproduced for commercial use, in any form or by any means without the prior written consent of Cypress.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

1 Overview	1
2 Pins	3
2.1 Hardware Pins	. 4
2.2 Software Pins.	6
3 System Settings	7
3.1 System Configuration	7
3.2 System Debug Settings	
3.3 System Operating Conditions	
4 Clocks	8
4.1 System Clocks	9
4.2 Local and Design Wide Clocks	9
5 Interrupts and DMAs	
5.1 Interrupts	11
5.2 DMAs	11
6 Flash Memory	12
7 Design Contents	
7.1 Schematic Sheet: Page 1	13
7.2 Schematic Sheet: Page 2	14
8 Components	15
8.1 Component type: ADC_DelSig [v3.0]	15
8.1.1 Instance ADC_DelSig_1	15
8.2 Component type: AMux [v1.80]	
8.2.1 Instance AMux_1	
8.3 Component type: CyControlReg [v1.70]	17
8.3.1 Instance Control_Reg_1	17
8.4 Component type: Filter [v2.20]	
8.4.1 Instance Filter_1	17
8.5 Component type: OpAmp [v1.90]	18
8.5.1 Instance Opamp_1	18
8.6 Component type: PGA [v2.0]	18
8.6.1 Instance PGA_1	18
8.7 Component type: PWM [v3.0]	
8.7.1 Instance PWM_1	19
8.8 Component type: SPI_Master [v2.40]	
8.8.1 Instance SPI	20
8.9 Component type: VDAC8 [v1.90]	
8.9.1 Instance VDAC8_1	
9 Other Resources	22



1 Overview

The Cypress PSoC 3 is a family of 8-bit devices with the following characteristics:

- An 8-bit single cycle pipelined 8051 processor, running up to 67 MHz, with a nested vectored interrupt controller (NVIC) and a high-performance DMA controller. The single cycle 8051 CPU runs ten times faster than a standard 8051 processor.
- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals, such as USB, CAN and I2C
- Analog subsystem that includes configurable switched (SC) and continuous time (CT) blocks, up to 20-bit Delta Sigma converters (ADC), SAR ADCs, 8-bit DACs that can be configured for 12-bit operation, op amps, comparators, PGAs, and more
- Several types of memory elements, including SRAM, flash, and EEPROM
- Programming and debug system through JTAG, serial wire debug (SWD), and single wire viewer (SWV)
- · Flexible routing to all pins

Figure 1 shows the major components of a typical <u>CY8C38</u> family member PSoC 3 device. For details on all the systems listed above, please refer to the <u>PSoC 3 Technical Reference Manual</u>.




Figure 1. CY8C38 Device Family Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Architecture	PSoC 3
Family	CY8C38
CPU speed (MHz)	67
Flash size (kBytes)	64
SRAM size (kBytes)	8
EEPROM size (Bytes)	2048
Trace Buffer (kBytes)	4
Vdd range (V)	1.7 to 5.5
Automotive qualified	No (Industrial
	Grade Only)
Temp range (Celcius)	-40 to 85
JTAG ID	0x1E028069

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by BUS_CLK, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Name	Resources in	Total
	Use	Resources
Dietal ale de dividens	0 (07 50()	Available
Digital clock dividers	3 (37.5%)	8
Analog clock dividers	1 (25.0%)	4
Pins	16 (22.2%)	72
UDB Macrocells	24 (12.5%)	192
UDB Unique Pterms	42 (10.9%)	384
UDB Datapath Cells	2 (8.3%)	24
UDB Status Cells	3 (12.5%)	24
UDB Control Cells	3 (12.5%)	24
DMA Channels	2 (8.3%)	24
Interrupts	4 (12.5%)	32
DSM Fixed Blocks	1 (100.0%)	1
VIDAC Fixed Blocks	1 (25.0%)	4
SC Fixed Blocks	1 (25.0%)	4
Comparator Fixed Blocks	0 (0.0%)	4
Opamp Fixed Blocks	1 (25.0%)	4
CapSense Buffers	0 (0.0%)	2
CAN Fixed Blocks	0 (0.0%)	1
Decimator Fixed Blocks	1 (100.0%)	1
I2C Fixed Blocks	0 (0.0%)	1
Timer Fixed Blocks	0 (0.0%)	4
DFB Fixed Blocks	1 (100.0%)	1
USB Fixed Blocks	0 (0.0%)	1
LCD Fixed Blocks	0 (0.0%)	1
EMIF Fixed Blocks	0 (0.0%)	1
LPF Fixed Blocks	0 (0.0%)	2



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Туре	Drive Mode	Reset State
1	P2[5]	GPIO [unused]	7.		HiZ Analog Unb
2	P2[6]	nRESET		Strong drive	HiZ Analog Unb
3	P2[7]	GPIO [unused]			HiZ Analog Unb
4	P12[4]	SIO [unused]			HiZ Analog Unb
5	P12[5]	SIO [unused]			HiZ Analog Unb
6	P6[4]	MOSI	Dgtl Out	Strong drive	HiZ Analog Unb
7	P6[5]	Temp_in	Analog	HiZ analog	HiZ Analog Unb
8	P6[6]	IRQ_Zigbee		HiZ digital	HiZ Analog Unb
9	P6[7]	GPIO [unused]			HiZ Analog Unb
10	Vssb	Vssb	Power		
11	Ind	Power			
12	Vb	Vb	Power		
13	Vbat	Vbat	Power		
14	Vssd	Vssd	Power		
15	XRES_N	XRES_N	Power		
16	P5[0]	GPIO [unused]			HiZ Analog Unb
17	P5[1]	GPIO [unused]			HiZ Analog Unb
18	P5[2]	GPIO [unused]			HiZ Analog Unb
19	P5[3]	GPIO [unused]			HiZ Analog Unb
20	P1[0]	GPIO [unused]			HiZ Analog Unb
21	P1[1]	GPIO [unused]			HiZ Analog Unb
22	P1[2]	GPIO [unused]			HiZ Analog Unb
23	P1[3]	GPIO [unused]			HiZ Analog Unb
24	P1[4]	GPIO [unused]			HiZ Analog Unb
25	P1[5]	GPIO [unused]			HiZ Analog Unb
26	Vio1	Vio1	Power		
27	P1[6]	GPIO [unused]			HiZ Analog Unb
28	P1[7]	GPIO [unused]			HiZ Analog Unb
29	P12[6]	SIO [unused]			HiZ Analog Unb
30	P12[7]	SIO [unused]			HiZ Analog Unb
31	P5[4]	GPIO [unused]			HiZ Analog Unb
32	P5[5]	GPIO [unused]			HiZ Analog Unb
33	P5[6]	GPIO [unused]			HiZ Analog Unb
34	P5[7]	GPIO [unused]			HiZ Analog Unb
35	P15[6]	USB [unused]			HiZ Analog Unb
36	P15[7]	USB [unused]			HiZ Analog Unb
37	Vddd	Vddd	Power		
38	Vssd	Vssd	Power		
39	Vccd	Vccd	Power		
42	P15[0]	GPIO [unused]			HiZ Analog Unb
43	P15[1]	GPIO [unused]			HiZ Analog Unb
44	P3[0]	GPIO [unused]			HiZ Analog Unb
45	P3[1]	GPIO [unused]			HiZ Analog Unb
46	P3[2]	GPIO [unused]			HiZ Analog Unb
47	P3[3]	GPIO [unused]			HiZ Analog Unb



Pin	Port	Name	Туре	Drive Mode	Reset State
48	P3[4]	GPIO [unused]	1 7 10 0		HiZ Analog Unb
49	P3[5]	GPIO [unused]			HiZ Analog Unb
50	Vio3	Vio3	Power		
51	P3[6]	GPIO [unused]			HiZ Analog Unb
52	P3[7]	GPIO [unused]	Analog	HiZ analog	HiZ Analog Unb
53	P12[0]	SIO [unused]		Ţ.	HiZ Analog Unb
54	P12[1]	SIO [unused]			HiZ Analog Unb
55	P15[2]	GPIO [unused]			HiZ Analog Unb
56	P15[3]	GPIO [unused]			HiZ Analog Unb
63	Vcca	Vcca	Power		
64	Vssa	Vssa	Power		
65	Vdda	Vdda	Power		
66	Vssd	Vssd	Power		
67	P12[2]	WAKE		Strong drive	HiZ Analog Unb
68	P12[3]	SIO [unused]			HiZ Analog Unb
69	P4[0]	GPIO [unused]			HiZ Analog Unb
70	P4[1]	GPIO [unused]			HiZ Analog Unb
71	P0[0]	DAC_out	Analog	HiZ analog	HiZ Analog Unb
72	P0[1]	Signal_in	Analog	HiZ analog	HiZ Analog Unb
73	P0[2]	GPIO [unused]			HiZ Analog Unb
74	P0[3]	GPIO [unused]			HiZ Analog Unb
75	Vio0	Vio0	Power		
76	P0[4]	GPIO [unused]			HiZ Analog Unb
77	P0[5]	GPIO [unused]			HiZ Analog Unb
78	P0[6]	GPIO [unused]			HiZ Analog Unb
79	P0[7]	V_Ref	Analog	HiZ analog	HiZ Analog Unb
80	P4[2]	GPIO [unused]			HiZ Analog Unb
81	P4[3]	GPIO [unused]			HiZ Analog Unb
82	P4[4]	GPIO [unused]			HiZ Analog Unb
83	P4[5]	Mobile_motor	Dgtl Out	Strong drive	HiZ Analog Unb
84	P4[6]	CS	Dgtl Out	Strong drive	HiZ Analog Unb
85	P4[7]	Cradle_motor	Dgtl Out	Strong drive	HiZ Analog Unb
86	Vccd	Vccd	Power		
87	Vssd	Vssd	Power		
88	Vddd	Vddd	Power		
89	P6[0]	MISO	Dgtl In	HiZ digital	HiZ Analog Unb
90	P6[1]	GPIO [unused]			HiZ Analog Unb
91	P6[2]	SCLK	Dgtl Out	Strong drive	HiZ Analog Unb
92	P6[3]	GPIO [unused]			HiZ Analog Unb
93	P15[4]	GPIO [unused]			HiZ Analog Unb
94	P15[5]	GPIO [unused]			HiZ Analog Unb
95	P2[0]	GPIO [unused]			HiZ Analog Unb
96	P2[1]	GPIO [unused]			HiZ Analog Unb
97	P2[2]	GPIO [unused]			HiZ Analog Unb
98	P2[3]	GPIO [unused]			HiZ Analog Unb
99	P2[4]	GPIO [unused]			HiZ Analog Unb
100	Vio2	Vio2	Power		

Abbreviations used in Table 3 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl Out = Digital Output
- HiZ analog = High impedance analog
- HiZ digital = High impedance digital
- Dgtl In = Digital Input



2.2 Software Pins

Table 4 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 4. Software Pins

Name	Port	Type	Reset State
Cradle_motor	P4[7]	Dgtl Out	HiZ Analog Unb
CS	P4[6]	Dgtl Out	HiZ Analog Unb
DAC_out	P0[0]	Analog	HiZ Analog Unb
IRQ_Zigbee	P6[6]		HiZ Analog Unb
MISO	P6[0]	Dgtl In	HiZ Analog Unb
Mobile_motor	P4[5]	Dgtl Out	HiZ Analog Unb
MOSI	P6[4]	Dgtl Out	HiZ Analog Unb
nRESET	P2[6]		HiZ Analog Unb
Power	Ind		
SCLK	P6[2]	Dgtl Out	HiZ Analog Unb
Signal_in	P0[1]	Analog	HiZ Analog Unb
Temp_in	P6[5]	Analog	HiZ Analog Unb
V_Ref	P0[7]	Analog	HiZ Analog Unb
WAKE	P12[2]		HiZ Analog Unb

Abbreviations used in Table 4 have the following meanings:

- Dgtl Out = Digital Output
- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the System Reference Guide
 - CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 5. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Enable Error Correcting Code (ECC)	False
Store Configuration Data in ECC Memory	True
Instruction Cache Enabled	True
Enable Fast IMO During Startup	True
Clear SRAM During Startup	True
Unused Bonded IO	Disallowed

3.2 System Debug Settings

Table 6. System Debug Settings

Name	Value
Debug Select	SWD+SWV (serial wire debug and viewer)
Enable Device Protection	False
Use Optional XRES	False

3.3 System Operating Conditions

Table 7. System Operating Conditions

Name	Value
Vddd (V)	5.0
Vdda (V)	5.0
Variable Vdda	False
Vddio0 (V)	5.0
Vddio1 (V)	5.0
Vddio2 (V)	5.0
Vddio3 (V)	5.0
Temperature Range	-40C -
	85/125C



4 Clocks

The clock system includes these clock resources:

- Four internal clock sources increase system integration:
 - o 3 to 62.6 MHz Internal Main Oscillator (IMO) ±1% at 3 MHz
 - o 1 kHz, 33 kHz, 100 kHz Internal Low Speed Oscillator (ILO) outputs
 - 12 to 67 MHz clock doubler output, sourced from IMO, MHz External Crystal Oscillator (MHzECO), and Digital System Interconnect (DSI)
 - 24 to 67 MHz fractional Phase-Locked Loop (PLL) sourced from IMO, MHzECO, and DSI
- Clock generated using a DSI signal from an external I/O pin or other logic
- Two external clock sources provide high precision clocks:
 - o 4 to 25 MHz External Crystal Oscillator (MHzECO)
 - o 32.768 kHz External Crystal Oscillator (kHzECO) for Real Time Clock (RTC)
- Dedicated 16-bit divider for bus clock
- Eight individually sourced 16-bit clock dividers for the digital system peripherals
- Four individually sourced 16-bit clock dividers with skew for the analog system peripherals
- IMO has a USB mode that synchronizes to USB host traffic, requiring no external crystal for USB. (USB equipped parts only)




Figure 3. System Clock Configuration



4.1 System Clocks

Table 8 lists the system clocks used in this design.

Table 8. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
			(MHz)	(MHz)		Reset	
USB_CLK	DIGITAL	IMO	48	0	±0	False	False
BUS_CLK	DIGITAL	MASTER_CLK	0	24	±1	True	True
MASTER_CLK	DIGITAL	PLL_OUT	0	24	±1	True	True
Digital Signal	DIGITAL		0	0	±0	False	False
XTAL 32kHz	DIGITAL		0.0328	0	±0	False	False
XTAL	DIGITAL		25	0	±0	False	False
ILO	DIGITAL		0	0.001	-50,+100	True	True
PLL_OUT	DIGITAL	IMO	24	24	±1	True	True
IMO	DIGITAL		3	3	±1	True	True

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 9 lists the local clocks used in this design.

Table 9. Local Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
			(MHz)	(MHz)		Reset	
ADC_DelSig	DIGITAL	MASTER_CLK	0	24	±1	True	True
1_Ext_CP_Clk							
ADC_DelSig	ANALOG	MASTER_CLK	2.59	2.6667	±1	True	True
1_theACLK		_					
Clock_2	DIGITAL	PLL_OUT	0	2	±1	True	True
Clock_1	DIGITAL	MASTER_CLK	6	6	±1	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 3 Technical Reference Manual
- Clocking chapter in the <u>System Reference Guide</u>
 - CyPLL API routines
 - CylMO API routines

4 Clocks



- CylLO API routinesCyMaster API routinesCyXTAL API routines



5 Interrupts and DMAs

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 10. Interrupts

Name	Priority	Vector
isr_1	6	0
ADC_DelSig_1_IRQ	7	29
isr_2	7	1
isr Receive Data	7	10

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 3 Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
- Cylnt API routines and related registers
- Datasheet for cy isr component

5.2 DMAs

This design contains the following DMA components: (0 is the highest priority)

Table 11. DMAs

Name	Priority	Channel Number
DMA_1	2	10
DMA 2	2	8

For more information on DMAs, please refer to:

- PHUB and DMAC chapter in the PSoC 3 Technical Reference Manual
- DMA chapter in the **System Reference Guide**
 - DMA API routines and related registers
- Datasheet for cy dma component



6 Flash Memory

PSoC 3 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0xFFFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 256 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- F External read protect (Factory upgrade)
- R External write protect (Field upgrade)
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the <u>PSoC 3 Technical Reference Manual</u>
- Flash and EEPROM chapter in the System Reference Guide
 - o CyFlash API routines
 - CyWrite API routines




7 Design Contents

This design's schematic content consists of the following 2 schematic sheets:

7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1




This schematic sheet contains the following component instances:

- Instance ADC_DelSig_v3_0)
- Instance AMux_v1_80)
- Instance <u>Control_Reg_1</u> (type: CyControlReg_v1_70)
- Instance <u>Filter_1</u> (type: Filter_v2_20)
- Instance Opamp_v1_90)
- Instance PGA_1(type: PGA_v2_0)
- Instance PWM_v3_0)
- Instance <u>VDAC8 1</u> (type: VDAC8 v1 90)



7.2 Schematic Sheet: Page 2

Figure 6. Schematic Sheet: Page 2



This schematic sheet contains the following component instances:

• Instance <u>SPI</u>(type: SPI_Master_v2_40)



8 Components

8.1 Component type: ADC_DelSig [v3.0]

8.1.1 Instance ADC_DelSig_1

Description: Delta-Sigma ADC Instance type: ADC_DelSig [v3.0]

Datasheet: online component datasheet for ADC_DelSig

Table 13. Component Parameters for ADC_DelSig_1

Parameter Name	Value	Description
ADC_Alignment	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config2	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config3	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config4	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Charge_Pump_Clock	true	Low power charge pump clock selection
ADC_Clock	Internal	Parameter for selecting the ADC clock type.
ADC_Input_Mode	Differential	Differential or Single ended input mode
ADC_Input_Range	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config2	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config3	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config4	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Power	Medium Power	Sets power level of ADC.
ADC_Reference	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config2	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config3	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config4	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Resolution	16	ADC Resolution in bits
ADC_Resolution_Config2	16	ADC Resolution in bits
ADC_Resolution_Config3	16	ADC Resolution in bits
ADC_Resolution_Config4	16	ADC Resolution in bits



		CYPRESS
Parameter Name	Value	Description
Clock_Frequency	64000	Determines the ADC clock
		frequency.
Comment_Config1	Vores Config	Parameter which holds the user
		comment for the config1.
Comment_Config2	Second Config	Parameter which holds the user
		comment for the config2.
Comment_Config3	Third Config	Parameter which holds the user
		comment for the config3.
Comment_Config4	Fourth Config	Parameter which holds the user
		comment for the config4.
Config1_Name	CFG1	This parameter is used to create
		constants in the header file for
Config Name	OF CO	config 1.
Config2_Name	CFG2	This parameter is used to create constants in the header file for
		config 2.
Config3_Name	CFG3	This parameter is used to create
Comigo_ivame	Ci G3	constants in the header file for
		config 3.
Config4 Name	CFG4	This parameter is used to create
Coming I_Itamic	0.01	constants in the header file for
		config 4.
Configs	1	Number of active configurations
Conversion Mode	1 - Multi Sample	ADC conversion mode
Conversion_Mode_Config2	2 - Continuous	ADC conversion mode
Conversion_Mode_Config3	2 - Continuous	ADC conversion mode
Conversion_Mode_Config4	2 - Continuous	ADC conversion mode
Enable_Vref_Vss	false	Determines whether or not to
	laide	connect ADC's reference Vssa
		to AGL[6].
EnableModulatorInput	false	When this parameter is
•		enabled, the modulator input
		terminal will be enabled on the
		symbol.
Input_Buffer_Gain	1	Gain of input amplifier
Input_Buffer_Gain_Config2	1	Gain of input amplifier
Input_Buffer_Gain_Config3	1	Gain of input amplifier
Input_Buffer_Gain_Config4	1	Gain of input amplifier
Input_Buffer_Mode	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config2	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config3	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config4	Rail to Rail	Buffer Mode type selection
Ref_Voltage	1.024	Set reference voltage
Ref_Voltage_Config2	1.024	Set reference voltage
Ref_Voltage_Config3	1.024	Set reference voltage
Ref_Voltage_Config4	1.024	Set reference voltage
rm_int	false	Removes internal interrupt
-		(IRQ)
Sample_Rate	10000	Sample Rate in Hz
Sample_Rate_Config2	10000	Sample Rate in Hz
Sample_Rate_Config3	10000	Sample Rate in Hz
Sample_Rate_Config4	10000	Sample Rate in Hz
	Software	Continuous conversions or
Start of Conversion	Soliware	

8.2 Component type: AMux [v1.80]PSoC_pram_controller Datasheet 12/19/2013 21:53



8.2.1 Instance AMux_1

Description: Multiplexer used to route analog signals.

Instance type: AMux [v1.80]

Datasheet: online component datasheet for AMux

Table 14. Component Parameters for AMux_1

Parameter Name	Value	Description
AtMostOneActive	true	Limit to at most one active
		channel.
Channels	2	Channel count.
Isolation	Medium	Specify minimum, medium, or maximum switch control; affects channel isolation and switching time.
MuxType	Single	Select between single or differential inputs.

8.3 Component type: CyControlReg [v1.70]

8.3.1 Instance Control_Reg_1

Description: The Control Register allows the firmware to set values for to use for digital

signals.

Instance type: CyControlReg [v1.70]

Datasheet: online component datasheet for CyControlReg

Table 15. Component Parameters for Control Reg 1

Parameter Name	Value	Description
Bit0Mode	DirectMode	Defines bit 0 mode
Bit1Mode	DirectMode	Defines bit 1 mode
Bit2Mode	DirectMode	Defines bit 2 mode
Bit3Mode	DirectMode	Defines bit 3 mode
Bit4Mode	DirectMode	Defines bit 4 mode
Bit5Mode	DirectMode	Defines bit 5 mode
Bit6Mode	DirectMode	Defines bit 6 mode
Bit7Mode	DirectMode	Defines bit 7 mode
BitValue	0	Defines bit value
BusDisplay	false	Displays the output terminals as
		bus
ExternalReset	false	Shows the reset terminal
NumOutputs	1	Defines the number of outputs
		needed (1-8)

8.4 Component type: Filter [v2.20]

8.4.1 Instance Filter_1

Description: Filter consumes the entire DFB in one filter placement.

Instance type: Filter [v2.20]

Datasheet: online component datasheet for Filter

Table 16. Component Parameters for Filter 1



Parameter Name	Value	Description
ChannelEnableA	true	Channel Enable parameter for Channel A
ChannelEnableB	false	Channel Enable parameter for Channel B
ChannelTypeA	4	Parameter to hold filter type for Channel A
ChannelTypeB	0	Parameter to hold Filter type for Channel B
CoefficientEntryEnableA	true	CoefficientEntry enable parameter for channel A
CoefficientEntryEnableB	false	CoefficientEntry enable parameter for channel B
DisplaySettingsA	50307	Parameter to hold response display user settings for channel A
DisplaySettingsB	50307	Parameter to hold response display user settings for channel B
DmaEnableA	true	To Enable/Disable the DMA data ready signal for Channel A
DmaEnableB	false	To Enable/Disable the DMA data ready signal for Channel B
IrqEnableA	false	To Enable/Disable the interrupt data ready signal for channel A
IrqEnableB	false	To Enable/Disable the interrupt data ready signal for channel B
MinBusClockVal	1.5	

8.5 Component type: OpAmp [v1.90]

8.5.1 Instance Opamp_1

Description: Opamp

Instance type: OpAmp [v1.90]

Datasheet: online component datasheet for OpAmp

Table 17. Component Parameters for Opamp_1

·		
Parameter Name	Value	Description
Mode	Follower	Selects between uncommitted op-amp or follower mode.
Power	High Power	Selects the device power level.

8.6 Component type: PGA [v2.0]

8.6.1 Instance PGA_1

Description: Programmable Gain Amplifier

Instance type: PGA [v2.0]

Datasheet: online component datasheet for PGA

Table 18. Component Parameters for PGA_1

Parameter Name	Value	Description
Gain	50	Selects supported gain value.
Power	High Power	Selects the device power.

PSoC_pram_controller Datasheet

12/19/2013 21:53



Parameter Name	Value	Description
Vref_Input	External	Enables direct connection from the Analog ground (Agnd) to the inverting input.

8.7 Component type: PWM [v3.0]

8.7.1 Instance PWM_1

Description: 8 or 16-bit Pulse Width Modulator

Instance type: PWM [v3.0]

Datasheet: online component datasheet for PWM

Table 19. Component Parameters for PWM 1

Parameter Name	Value	Description
CaptureMode	None	Defines the functionality of the capture Input. The parameter determines which signal on the capture input is required to capture the current count value
CompareStatusEdgeSense	true	to the FIFO. Enables edge sense detection on compare outputs for use in edge sensitive interrupts
CompareType1	Less	Sets the compare value comparison type setting for the compare 1 output
CompareType2	Less	Sets the compare value comparison type setting for the compare 2 output
CompareValue1	127	Compares Output 1 to value
CompareValue2	127	Compares Output 2 to value
DeadBand	Disabled	Defines whether dead band outputs are desired or not.
DeadTime	1	Defines the number of required dead band clock cycles
DitherOffset	0.00	Allows the user to implement dither to get more bits out of a 8 or 16 bit PWM.
EnableMode	Software Only	Specifies the method of enabling the PWM. This can be either hardware or software.
FixedFunction	false	Determines whether the fixed function counter timer is used or the UDB implementation is used.
InterruptOnCMP1	false	Enables the interrupt on compare1 true event
InterruptOnCMP2	false	Enables the interrupt on compare2 true event
InterruptOnKill	false	Enables the interrupt on a kill event
InterruptOnTC	false	Enables the interrupt on terminal count event
KillMode	Disabled	Parameter to select the kill mode for build time.



Parameter Name	Value	Description
MinimumKillTime	1	Sets the minimum number of
		clock cycles that a kill must be
		active on the outputs when
		KillMode is set to Minimum Kill
		Time mode
Period	255	Defines the PWM period value
PWMMode	Two Outputs	Defines the overall mode of the
		PWM
Resolution	8	Defines the bit width of the
		PWM (8 or 16 bits)
RunMode	Continuous	Defines the run mode options to
		be either continuous or one shot
TriggerMode	None	Determines the mode of starting
		the PWM, i.e. triggering the
		PWM counter to start
UseInterrupt	true	Enables the placement and
		usage of the status register

8.8 Component type: SPI_Master [v2.40]

8.8.1 Instance SPI

Description: Serial Peripheral Interface Master

Instance type: SPI_Master [v2.40]

Datasheet: online component datasheet for SPI_Master

Table 20. Component Parameters for SPI

Parameter Name	Value	Description
BidirectMode	false	Bidirectional mode setting
ClockInternal	false	Allow use of the internal clock and desired bit rate or an external clock source
DesiredBitRate	1000000	Desired Bit Rate in bps
HighSpeedMode	false	Enables using of the High Speed Mode
InterruptOnByteComplete	false	Set Initial Interrupt Source to Enable Interrupt on Byte Transfer Complete
InterruptOnRXFull	false	Set Initial Interrupt Source to Enable Interrupt on RX FIFO Full
InterruptOnRXNotEmpty	false	Set Initial Interrupt Source to Enable Interrupt on RX FIFO Not Empty
InterruptOnRXOverrun	false	Set Initial Interrupt Source to Enable Interrupt on RX FIFO Overrun
InterruptOnSPIDone	false	Set Initial Interrupt Source to Enable Interrupt on SPI Done
InterruptOnSPIIdle	false	Set Initial Interrupt Source to Enable Interrupt on SPI Idle
InterruptOnTXEmpty	false	Set Initial Interrupt Source to Enable Interrupt on TX FIFO Empty
InterruptOnTXNotFull	false	Set Initial Interrupt Source to Enable Interrupt on TX FIFO Not Full



Parameter Name	Value	Description
Mode	CPHA =	SPI mode defines the Clock
	0, CPOL	Phase and Clock Polarity
	= 0	desired
NumberOfDataBits	8	Set the Number of Data bits 3-
		16
RxBufferSize	4	Defines the amount of RAM Set
		asside for the RX Buffer
ShiftDir	MSB	Set the Shift Out Direction
	First	
TxBufferSize	4	Defines the amount of RAM Set
		asside for the TX Buffer
UseRxInternalInterrupt	false	Defines whether Rx internal
		interrupt is used or not
UseTxInternalInterrupt	false	Defines whether Tx internal
		interrupt is used or not

8.9 Component type: VDAC8 [v1.90]

8.9.1 Instance VDAC8_1

Description: 8-Bit Voltage DAC Instance type: VDAC8 [v1.90]

Datasheet: online component datasheet for VDAC8

Table 21. Component Parameters for VDAC8_1

Parameter Name	Value	Description
Data_Source	CPU or DMA (Data Bus)	Selects the method in which the data is written to the vDAC.
Initial_Value	100	Configures the initial vDAC output voltage. The output uses - the following relation: Initial output voltage = value*(Ful-IRange/255). This calculated output voltage value is invalid if DAC Bus is used.
Strobe_Mode	Register Write	Selects how the data is strobed into the DAC. For a register write, the data is strobed into the DAC on each CPU or DMA write. If operating in External mode, an external data strobe signal is required.
VDAC_Range	0 - 4.080V (16mV/bit)	Specifies the full voltage scale range of the vDAC
VDAC_Speed	High Speed	Specifies the vDAC settling speed. Note that the 'Slow Speed' selection consumes less power.
Voltage	1600	This parameter sets the voltage value.



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
 - Software base types
 - Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 3 register map is covered in the PSoC 3 Registers Technical Reference
 - o Register Access chapter in the System Reference Guide

 - § CY_GET API routines § CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - o General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 3 Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 3 Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CvPm API routines
- Watchdog Timer chapter in the System Reference Guide
 - CyWdt API routines
- Cache Management
 - o Cache Controller chapter in the PSoC 3 Technical Reference Manual
 - Cache chapter in the System Reference Guide