## Process Technology: TSMC CL018G

#### **Features**

- Precise Optimization for TSMC's Six-Layer Metal 0.18μm CL018G CMOS Process
- High Density (area is 0.496mm<sup>2</sup>)
- Fast Access Time (1.51ns at fast@0C process 1.98V, 0°C)
- Fast Cycle Time (1.51ns at fast@0C process, 1.98V, 0°C)
- · One Read/Write Port
- · Completely Static Operation
- Near-Zero Hold Time (Data, Address, and Control Inputs)

# **High-Speed Single-Port Synchronous SRAM**

sram\_sp\_hse\_8kx8 8192X8, Mux 16, Drive 12

#### **Memory Description**

The 8192X8 SRAM is a high-performance, synchronous single-port, 8192-word by 8-bit memory designed to take full advantage of TSMC's six-layer metal, 0.18 $\mu$ m CL018G CMOS process.

The SRAM's storage array is composed of six-transistor cells with fully static memory circuitry. The SRAM operates at a voltage of  $1.8V \pm 10\%$  and a junction temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

#### **Pin Description**


Pin	Description
A[12:0]	Addresses (A[0] = LSB)
D[7:0]	Data Inputs (D[0] = LSB)
CLK	Clock Input
CEN	Chip Enable
WEN	Write Enable
OEN	Output Enable
Q[7:0]	Data Outputs (Q[0] = LSB)

#### Area

Area Type	Width (mm)	Height (mm)	Area (mm²)
Core	0.352	1.410	0.496
Footprint	0.386	1.444	0.558


The footprint area includes the core area and userdefined power ring and pin spacing areas.

## Symbol






## **SRAM Block Diagram**




#### **Mission Mode**

Figure 1. Synchronous Single-Port SRAM Output-Enable Timing




Rising delays are measured at 50% of VDD and falling delays are measured at 50% of VDD. Rising and falling slews are measured from 10% VDD to 90% VDD.

Figure 2. Synchronous Single-Port SRAM Read-Cycle Timing



Rising delays are measured at 50% of VDD and falling delays are measured at 50% of VDD. Rising and falling slews are measured from 10% VDD to 90% VDD.

## **Synchronous Single-Port SRAM Write-Cycle Timing**



Rising delays are measured at 50% of VDD and falling delays are measured at 50% of VDD. Rising and falling slews are measured from 10% VDD to 90% VDD.

## **SRAM Logic Table**

CEN	WEN	OEN	Data Out	Mode	Function
Н	Х	L	Last Data	Standby	Address inputs are disabled; data stored in the memory is retained, but the memory cannot be accessed for new reads or writes. Data outputs remain stable.
L	L	L	Data In	Write	Data on the data input bus D[n-1:0] is written to the memory location specified on the address bus A[m-1:0], and driven through to the data output bus Q[n-1:0].
L	Н	L	SRAM Data	Read	Data on the data output bus Q[n-1:0] is read from the memory location specified on the address bus A[m-1:0].
Х	Х	Н	Z	High-Z	The data output bus Q[n-1:0] is placed in a high impedance state. Other memory operations are unaffected.

## **SRAM Timing: Mission Mode**

Parameter	Symbol Fast@ 1.9		ast@-40C Process 1.98V, -40°C		Fast@0C Process 1.98V, 0°C		Typical Process 1.80V, 25°C		Slow Process 1.62V, 125°C	
		Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	
Cycle time	t <sub>cyc</sub>	0.94		1.04		1.51		2.58		
Access time <sup>1,2</sup>	ta	0.90			0.97		1.51	2.64		
Address setup	t <sub>as</sub>	0.20		0.22		0.32		0.62		
Address hold	t <sub>ah</sub>	0.04		0.06		0.05		0.15		
Chip enable setup	t <sub>cs</sub>	0.27		0.29		0.39		0.63		
Chip enable hold	t <sub>ch</sub>	0.00		0.00		0.00		0.00		
Write enable setup	t <sub>ws</sub>	0.25		0.26		0.36		0.62		
Write enable hold	t <sub>wh</sub>	0.00		0.00		0.00		0.00		
Data setup	t <sub>ds</sub>	0.14		0.14		0.22		0.42		
Data hold	t <sub>dh</sub>	0.00		0.00		0.00		0.00		
Output enable to hi-Z	t <sub>hz</sub>		0.42		0.47		0.60		0.96	
Output enable active <sup>1</sup>	t <sub>lz</sub>		0.37		0.39		0.53		0.85	
Clock high	t <sub>ckh</sub>	0.07		0.08		0.11		0.19		
Clock low	t <sub>ckl</sub>	0.11		0.11		0.17		0.30		
Clock rise slew	t <sub>ckr</sub>		4.00		4.00		4.00		4.00	
Output load factor (ns/pF)	K <sub>load</sub>		0.26		0.27		0.36		0.53	

 $<sup>^{1} \ \</sup>text{Parameters have a load dependence } (K_{load}), \ \text{which is used to calculate: } \textit{TotalDelay} = \textit{FixedDelay} + (\textit{Kload} \times \textit{Cload}) \, .$ 

<sup>&</sup>lt;sup>2</sup> Access time is defined as the slowest possible output transition for the typical and slow corners, and the fastest possible output transition for the fast corner.

## Pin Capacitance

Pin	Fast@-40C Process 1.98V, -40°C	Fast@0C Process 1.98V, 0°C	Typical Process 1.80V, 25°C	Slow Process 1.62V, 125°C
	Value (pF)	Value (pF)	Value (pF)	Value (pF)
A[j]	0.054	0.054	0.053	0.051
D[i]	0.003	0.003	0.003	0.003
CLK	0.282	0.283	0.273	0.252
CEN	0.015	0.015	0.015	0.014
WEN	0.015	0.015	0.015	0.015
OEN	0.010	0.010	0.010	0.010
Q[i]	0.022	0.022	0.022	0.022

#### **Power**

50.00MHz Operation

Condition	Fast@-40C Process 1.98V, -40°C	Fast@0C Process 1.98V, 0°C	Typical Process 1.80V, 25°C	Slow Process 1.62V, 125°C	
	Value (mA)	Value (mA)	Value (mA)	Value (mA)	
AC Current <sup>1</sup>	3.546	3.595	3.171	2.864	
Read AC Current	Read AC Current 3.224		2.890	2.616	
Write AC Current	3.868	3.918	3.452	3.113	
Peak Current	158.088	149.664	97.707	53.977	
Deselected Current <sup>2</sup>	1.039	1.060	0.882	0.785	
Standby Current <sup>3</sup>	0.004	0.005	0.003	0.026	

<sup>&</sup>lt;sup>1</sup> Value assumes 50% read and write operations, where all addresses and 50% of input and output pins switch.

#### **Clock Noise Limit**

Cianal	Fast@-40C Process 1.98V, -40°C		Fast@0C Process 1.98V, 0°C		Typical Process 1.80V, 25°C		Slow Process 1.62V, 125°C	
Signal	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)
CLK	10.000	0.799	10.000	0.790	10.000	0.818	10.000	0.809

The clock noise limit is the maximum CLK voltage allowable for the indicated pulse width without causing a spurious memory cycle or other memory failure.

#### **Power and Ground Noise Limit**

Signal	Fast@-40C Process 1.98V, -40°C	Fast@0C Process 1.98V, 0°C	Typical Process 1.80V, 25°C	Slow Process 1.62V, 125°C	
	Voltage (V)	Voltage (V)	Voltage (V)	Voltage (V)	
Power	0.198	0.198	0.180	0.162	
Ground	0.198	0.198	0.180	0.162	

The power/ground noise limit is the maximum supply voltage transition allowable without causing a memory failure.

<sup>&</sup>lt;sup>2</sup> Value assumes SRAM is deselected, all addresses switch, and 50% of input pins switch. The logic-switching component of deselected power becomes negligibly small if the input pins are held stable by externally controlling these signals with chip select.

<sup>&</sup>lt;sup>3</sup> Value is independent of frequency and assumes all inputs and outputs are stable.