

Stay Awake



Features

Use routes that remain active during sleep

General Description


On certain devices, to avoid signal integrity issues, specific analog blocks disconnect their terminals when the device goes to sleep. This also disconnects any routes (static or dynamic) that use the block terminal as a via.

You can identify those routes that must stay awake during device sleep using the Stay Awake component, which has a single connection and no parameters. The net to which the Stay Awake component is attached is routed without using the affected analog block terminals.

When to Use a Stay Awake


You can use a Stay Awake component to establish a route where a net needs to remain connected while the device is asleep or hibernating.

Example 1



In those cases where a net needs to remain connected while the device is asleep, but also must connect to an affected analog block terminal, use a Net Join component to isolate the routing restriction.

Example 2



The SC/CT block is used for, among other things, the PGA. When routing a net connected to Stay Awake, connections to the SC/CT block are not allowed. This can lead to a failure to route if the connection is to the SC/CT. See Example 2 to deal with this issue.

Input/Output Connections

This section describes the various input and output connections for the Stay Awake component.

connect - Input/Output

Connects to a signal to prevent it from disconnecting when the device goes to sleep.

Resources

The connected terminal is consumed by the Stay Awake component.

Functional Description

When routing a net connected to the Stay Awake, the connections to the SC/CT node (used for PGA and other components) and SAR are not allowed.

This can lead to failure to route if the connection is to the SC/CT or SAR block.

Page 2 of 3

Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes
1.50.c	Cosmetic change; updated the symbol and diagrams
1.50.b	Cosmetic change removing wire guide from terminal
	Updated datasheet to clarify usage
1.50.a	Minor datasheet edits and updates

© Cypress Semiconductor Corporation, 2010-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

