UDBClkEn
1.0



Features

- Clock enable support
- Addition of synchronization on a clock when needed

General Description

The UDBClkEn component supports precise control over clocking behavior.

When to Use a UDBClkEn

The UDBClkEn component can be used to:

- Apply a level-sensitive enable to any clock signal.
- Force the clock signal to be synchronous to BUS_CLK. If the incoming clock is already synchronous, no changes are made. If the incoming clock is asynchronous, logic is inserted to synchronize to BUS_CLK.
- Indicate that a clock signal is allowed to be asynchronous. Several UDB elements (Control Register, Status Register, and Datapath) must normally be clocked with a synchronous clock. PSoC Creator only allows these to be clocked with an asynchronous clock if that clock comes from a UDBClkEn component in Async mode. This feature should only be used after analyzing the potential clock crossing issues associated with communicating with the CPU operating on the BUS_CLK clock domain.

Input/Output Connections

This section describes the various input and output connections for the UDBClkEn component.

enable – Input

Level-sensitive clock enable signal applied to the input clock to form the output clock. If the enable signal is not synchronous to the clock_in signal, a synchronizer is automatically implemented. In addition, if the enable signal is not synchronous to the clock_in signal, then the pulse width of the enable signal must be at least the period of clock_in plus 2ns.

clock_in – Input

Incoming clock signal.

clock_out – Output

Resulting clock derived from enable and clock_in signals that meet the synchronization setting characteristics. This signal can only be connected to the clock input of a registered element.

Component Parameters

Drag a UDBClkEn component onto your design and double-click it to open the **Configure** dialog/



The UDBClkEn component provides the following parameter.

ClockOutSync

This parameter specifies the intended synchronization of the clock_out signal with respect to BUS_CLK. A setting of **true** forces the clock to be synchronized, if the clock_in signal is not already synchronous to BUS_CLK. A setting of **false** leaves the synchronization unchanged from the synchronization of clock_in.

Resources

Depending on the synchronization of the incoming signals and clock_out, 0 or 1 synchronizer and 0 or 1 macrocell will be used.

Functional Description

Each UDB has four clock-control blocks. These are used for each of the two PLDs, the datapath, and the status/control registers. The clock control block selects the clock signal and, optionally, a clock enable signal. The enable capability of the UDBClkEn component is directly supported by this clock enable signal.

Synchronization of clock_in is required if it is asynchronous from BUS_CLK and the ClockOutSync has been set to true. In this case, the double synchronizer mode of a status register is used to synchronize the clock signal before using the clock as the input to the clock control block.

Component Changes

Version 1.0 is the first release of the UDBClkEn component.