

Net Tie

Features

- Connects two analog routes
- Connects a constrained analog route with an unconstrained analog route
- Connects two analog routes with different routing resource constraints

General Description

The Net Tie component connects two analog routes to each other. Each of the routes may have a different analog resource constraint.

When to Use a Net Tie

The Net Tie component can be used to split an analog route for fine-grained control of analog routing.

Typically, one or both of the signals connected to the Net Tie Component will have an Analog Constraint (see the Analog Constraint datasheet for details). See Functional Description in this datasheet for examples

Input/Output Connections.

This section describes the various input and output connections for the Net Tie component. An asterisk (*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

net_a - Input/Output

Connects to an analog route to be joined.

net_b - Input/Output

Connects to an analog route to be joined.

Component Parameters


The Net Tie component has no configurable parameters, other than the Built-in parameters that exist for all components.

Resources


The Net Tie component itself does not consume hardware resources; however, the analog router will use analog routing resources as necessary to implement the connection.

Functional Description

You can use the Net Tie component to connect a constrained signal to an unconstrained signal. The components on the left are connected using AMUXBUSR. The analog router automatically selects routing resources to connect to the component on the right.




You can use the Net Tie component to connect two constrained signals. The components on the left are connected using AMUXBUSR. The component on the right is connected using AGL[4]. The analog router automatically selects routing resources to connect the signals together.





You can use the Net Tie component to connect two unconstrained signals, but in this case the Net Tie is not necessary.



Component Changes

This is the first release of the Net Tie component.

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life support, life support, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

