


# Shift Register (ShiftReg)

2.0

## **Features**

- Adjustable shift register size: 2 to 32 bits
- Simultaneous shift in and shift out
- Right shift or left shift
- Reset input forces shift register to all 0s
- Shift register value readable by CPU or DMA
- Shift register value writable by CPU or DMA



# **General Description**

The Shift Register (ShiftReg) component provides synchronous shifting of data into and out of a parallel register. The parallel register can be read or written to by the CPU or DMA. The Shift Register component provides universal functionality similar to standard 74xxx series logic shift registers including: 74164, 74165, 74166, 74194, 74299, 74595 and 74597. In most applications the Shift Register component will be used in conjunction with other components and logic to create higher-level application-specific functionality, such as a counter to count the number of bits shifted.

In general usage, the Shift Register component functions as a 2- to 32-bit shift register that shifts data on the rising edge of the clock input. The shift direction is configurable and allows a right shift where the MSB shifts in the input and the LSB shifts out the output, or a left shift where the LSB shifts in the input and the MSB shifts out the output.

The Shift Register value can be written by the CPU or DMA at any time. The rising edge of the component clock transfers pending FIFO data (previously written by the CPU or DMA) to the Shift Register when the load signal is set. A rising edge of the component clock transfers the current Shift Register value to the FIFO when a rising edge of the optional store input has been detected, where it can later be read by the CPU.

The Shift Register component can generate an interrupt signal on any combination of the load, store or reset signals.

### When to Use a Shift Register

One of the most common uses of a shift register is to convert between serial and parallel interfaces. This is useful because many circuits work on groups of bits in parallel, but serial interfaces are simpler to construct.

The shift register can also be used as a simple delay circuit. In most cases, the shift register requires additional application-specific circuitry to function the way your application requires. An example is a counter or state machine to store the shifted data after a number of events has occurred.

A common use of shift registers is to shift in or out eight bits of data based on a clock, as is done in the SPI protocol. If you are building a communication protocol, check to see if there is an existing higher-level component for that communication protocol already.

# **Input/Output Connections**

This section describes the various input and output connections for Shift Register. An asterisk (\*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

### shift\_in - Input \*

Serial data input to the Shift Register MSB or LSB depending on shift direction. This terminal is displayed if the **Use Shift In** check box is selected.

# load - Input \*

The load input signal triggers the transfer of pending input FIFO data (previously written to the FIFO by CPU or DMA) to the Shift Register. A transfer occurs on the rising edge of the component clock after the load rising edge has been detected. This terminal is displayed if the **Use Load** check box is selected. Note that a duty cycle of the load pulse is arbitrary, however it must be at least one component clock cycle in width. Load signal must be low for at least one cycle before another positive edge is detected.

# store - Input \*

The store input signal triggers the transfer of the current shift register value into the output FIFO. A transfer occurs on the first rising edge of the component clock after the store signal rising edge has been detected. Note that a duty cycle of the load pulse is arbitrary, however it must be at least one component clock cycle in width. Store signal should be low for at least one component clock period before the next store event. The ShiftReg\_ReadData() API routine can then be used to read the data from the FIFO. This terminal is displayed if the **Use Store** check box is selected.



### reset - Input

The reset input (active high) causes the entire Shift Register to be set to zeros. This input does not affect the contents of the FIFOs. The reset input is synchronous to the clock input. The reset input may be left floating with no external connection. If nothing is connected to the reset line the component will assign it a constant logic 0.

### clock - Input

Clock source for the component. In some configurations this signal acts as an enable rather than a clock.

### shift\_out - Output \*

Outputs serial data from the Shift Register MSB or LSB based on shift direction. This terminal is displayed if the **Use Shift Out** check box is selected.


## interrupt - Output \*

Interrupt signal generated by the shift register component. Interrupts are generated based on the specified parameters. This terminal is displayed if the **Use Interrupt** check box is selected.



# **Component Parameters**

Drag a Shift Register component onto your design and double-click it to open the **Configure** dialog.



# Length (bits)

This parameter determines the length of the shift register in bits. Valid values are 2 through 32 bits. The default is **8**.

#### Shift Direction

This parameter determines the shift direction, **Right** or **Left**. The default is **Right** (LSB first).

#### **Use Load**

When this option is selected, the load input terminal is included on the Shift Register symbol. The load signal is internally routed to the control logic so that a word from the input FIFO is transferred to the Shift Register on a rising edge of the component clock after the positive edge of load signal has been detected.

If **Use Load** is selected, the ShiftReg\_WriteRegValue(), ShiftReg\_ReadRegValue(), and ShiftReg\_GetIntStatus() APIs are generated to work with the output FIFO. The *component.h* file has the necessary API prototypes and #define constants.



If **Use Load** is not selected, the load terminal is not shown on the component symbol and the associated API routines are not generated.

#### **Use Store**

When this option is selected, the store input terminal is included on the Shift Register symbol. The store signal is internally routed to the control logic such that on a rising edge of the component clock after the store signal rising edge has been detected, the current word in the Shift Register is transferred to the output FIFO.

If **Use Store** is selected, the ShiftReg\_WriteRegValue(), ShiftReg\_ReadRegValue(), and ShiftReg\_GetIntStatus() APIs are generated for working with the output FIFO. The *component.h* file has the necessary API prototypes and #define constants.

#### Caution

Be careful when using the ShiftReg\_ReadRegValue() API routine in conjunction with the **Use Store** output FIFO functionality. The ShiftReg\_ReadRegValue() API implementation transfers the current Shift Register ALU value into the output FIFO and then reads this data from the FIFO. Any data previously captured in the output FIFO using the Store signal, but not yet read by the application, will be lost.

If **Use Store** is not selected, the store terminal is not shown on the component symbol and the associated API routines are not generated.

#### **Use Shift Out**

This parameter determines if the shift\_out output of the Shift Register symbol is provided. It is selected by default.

#### Use Shift In

This parameter determines if the shift\_in input of the Shift Register symbol is provided. It is selected by default.

#### **Default Shift Value**

This parameter allows you to define a default value for the input to the Shift Register. This parameter is only used if the **Use Shift In** parameter is not checked. The valid values for the **Default Shift Value** parameter are **0** and **1**.

## **Use Interrupt**

If this parameter is selected, the interrupt output terminal displays on the symbol. This enables the use of interrupts generated by the Shift Register.

If **Use Interrupt** is not selected, the interrupt terminal is not shown on the symbol and the associated API routines are generated.



#### **Interrupt Sources**

This parameter becomes enabled if you select **Use Interrupt**. The interrupt signal is used to indicate that one of the specified conditions has occurred. You can enable or disable interrupt generation and specify the events that will trigger an interrupt: **On Load**, **On Store** or **On Reset**.

## **Clock Selection**

Any signal can be used as the Shift Register component clock input. Data is shifted on the rising edge of the clock input signal.

## **Placement**

The Shift Register component is implemented using UDB array resources. The necessary UDB resources are allocated by the tool placement algorithms.

#### Resources

		Digital	API M (By	emory tes)			
Resolution	Datapath Cells	PLDs	Status Cells	Control/ Counter7 Cells	Flash	RAM	Pins (per External I/O)
8 bits	1	1	1	1	554	4	6
16 bits	2	1	1	1	630	6	6
24 bits	3	1	1	1	668	8	6
32 bits	4	1	1	1	668	10	6

# **Application Programming Interface**

Application Programming Interface (API) routines allow you to configure the component using software. The following table lists and describes the interface to each function. The subsequent sections cover each function in more detail.

By default, PSoC Creator assigns the instance name "ShiftReg\_1" to the first instance of a component in a given design. You can rename it to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following table is "ShiftReg."



Function	Description
ShiftReg_Start()	Starts the Shift Register and enables all selected interrupts
ShiftReg_Stop()	Disables the Shift Register
ShiftReg_EnableInt()	Enables the Shift Register interrupt
ShiftReg_DisableInt()	Disables the Shift Register interrupt
ShiftReg_SetIntMode()	Sets the interrupt source for the interrupt
ShiftReg_GetIntStatus()	Gets the Shift Register interrupt status
ShiftReg_WriteRegValue()	Writes a value directly to the shift register
ShiftReg_ReadRegValue()	Reads the current value from the shift register
ShiftReg_WriteData()	Writes data to the shift register input FIFO
ShiftReg_ReadData()	Reads data from the shift register output FIFO
ShiftReg_GetFIFOStatus ()	Returns current status of input or output FIFO
ShiftReg_Sleep()	Stops the component and saves all nonretention registers
ShiftReg_Wakeup()	Restores all nonretention registers and starts component
ShiftReg_Init()	Initializes or restores default Shift Register configuration
ShiftReg_Enable()	Enables the Shift Register
ShiftReg_SaveConfig()	Saves configuration of Shift Register
ShiftReg_RestoreConfig()	Restores configuration of Shift Register

# **Global Variables**

Variable	Description
ShiftReg_initVar	Indicates whether the Shift Register has been initialized. The variable is initialized to 0 and set to 1 the first time ShiftReg_Start() is called. This allows the component to restart without reinitialization after the first call to the ShiftReg_Start() routine.
	If reinitialization is required, then the ShiftReg_Init() function can be called before the ShiftReg_Start() or ShiftReg_Enable() function.



### void ShiftReg\_Start(void)

**Description:** This is the preferred method to begin component operation. ShiftReg\_Start() sets the initVar

variable, calls the ShiftReg\_Init() function, and then calls the ShiftReg\_Enable() function. Note that for Production PSoC 3 silicon, one component clock pulse is required to start the

component logic after this function is called.

Parameters: None Return Value: None

**Side Effects:** If the initVar variable is already set, this function only calls the ShiftReg\_Enable() function.

## void ShiftReg\_Stop(void)

**Description:** Disables the Shift Register.

Parameters: None
Return Value: None
Side Effects: None

## void ShiftReg\_EnableInt(void)

**Description:** Enables the Shift Register interrupts.

Parameters: None
Return Value: None
Side Effects: None

## void ShiftReg\_DisableInt(void)

**Description:** Disables the Shift Register interrupts.

Parameters: None
Return Value: None
Side Effects: None



## void ShiftReg\_SetIntMode(uint8 interruptSource)

**Description:** Sets the interrupt source for the interrupt. Multiple sources may be ORed together.

**Parameters:** uint8 InterruptSource: Bit field containing the constant for the selected interrupt sources.

Multiple sources can be ORed together to select multiple interrupts.

Return Value	Description
ShiftReg_LOAD_INT_EN	Enables the Load interrupt
ShiftReg_STORE_INT_EN	Enables the Store interrupt
ShiftReg_RESET_INT_EN	Enables the Reset interrupt

Return Value: None
Side Effects: None

## uint8 ShiftReg\_GetIntStatus(void)

**Description:** Gets the interrupt status for the Shift Register interrupts.

Parameters: None

**Return Value:** Bit field containing the status for the selected interrupt sources.

Return Value	Description
ShiftReg_LOAD	Load interrupt occurred
ShiftReg_STORE	Store interrupt occurred
ShiftReg_RESET	Reset interrupt occurred

Side Effects: Clears the Interrupt Status register.

# void ShiftReg\_WriteRegValue(uint8/16/32 shiftData)

**Description:** Writes a value directly to the Shift Register.

Parameters: uint8/16/32 shiftData: Data to be written. Data type is determined by the Shift Register Length

parameter.

Return Value: None

**Side Effects:** The component must be stopped to use this API function.

Note The written value is available for reading after one component clock period.



### uint8/16/32 ShiftReg\_ReadRegValue(void)

**Description:** Returns the current value from the shift register.

Parameters: None

Return Value: uint8/16/32 Shift Register value. Data type is determined by the Length parameter

Side Effects: Clears the shift register output FIFO. Wait at least one component clock period after calling

ShiftReg WriteRegValue() before calling this function.

#### Caution

Be careful when using the ShiftReg\_ReadRegValue() API routine in conjunction with the **Use Store** output FIFO functionality. The ShiftReg\_ReadRegValue() API implementation transfers the current Shift Register ALU value into the output FIFO and then reads this data from the FIFO. Any data previously captured in the output FIFO using the Store signal, but not yet read by the application, will be lost.

#### cystatus ShiftReg\_WriteData(uint8/16/32 shiftData)

Description: Writes data to the shift register input FIFO. A data word is transferred to the shift register on a

rising edge of the load input

Parameters: uint8/16/32 shiftData: Data to be written. Data type is determined by the Shift Register Length

parameter.

Return Value: cystatus: Returns an error if the FIFO is full or CYRET\_SUCCESS on successful operation. If

the input FIFO is full then the data will not be written to the FIFO.

Return Value	Description
CYRET_SUCCESS	Successful operation
CYRET_INVALID_STATE	Input FIFO is full

Side Effects: None

## uint8/16/32 ShiftReg\_ReadData(void)

**Description:** Reads data from the shift register output FIFO. A data word is transferred to the output FIFO

on a rising edge of the store input.

Parameters: None

Return Value: uint8/16/32: next available data word. Data type is determined by the Shift Register Length

parameter.

Side Effects: None



## uint8 ShiftReg\_GetFIFOStatus (uint8 fifold)

**Description:** Returns the current status of the input or output FIFO.

**Parameters:** uint8 FifoID: identifies which FIFO status is read.

FifoID Value	Description
ShiftReg_IN_FIFO	Used to read status of the input FIFO
ShiftReg_OUT_FIFO	Used to read status of the output FIFO

Return Value: uint8: FIFO Status of one of defined values.

Return Value	Description
ShiftReg_RET_FIFO_FULL	FIFO is full
ShiftReg_RET_FIFO_NOT_FULL	FIFO is not full
ShiftReg_RET_FIFO_EMPTY	FIFO is empty

Side Effects: None

## void ShiftReg\_Sleep(void)

**Description:** This is the preferred routine to prepare the component for sleep. The ShiftReg\_Sleep() routine

saves the current component state. Then it calls the ShiftReg\_Stop() function and calls

ShiftReg\_SaveConfig() to save the hardware configuration.

Call the ShiftReg\_Sleep() function before calling the CyPmSleep() or the CyPmHibernate() function. Refer to the PSoC Creator *System Reference Guide* for more information about

power management functions.

Parameters: None
Return Value: None
Side Effects: None

## void ShiftReg\_Wakeup(void)

**Description:** This is the preferred routine to restore the component to the state when ShiftReg\_Sleep() was

called. The ShiftReg\_Wakeup() function calls the ShiftReg\_RestoreConfig() function to restore the configuration. If the component was enabled before the ShiftReg\_Sleep() function was

called, the ShiftReg Wakeup() function will also re-enable the component.

Note that for Production PSoC3 silicon, one component clock pulse is required to return to

normal operation after this function is called.

Parameters: None Return Value: None

Side Effects: Calling the ShiftReg\_Wakeup() function without first calling the ShiftReg\_Sleep() or

ShiftReg SaveConfig() function may produce unexpected behavior.



#### void ShiftReg Init(void)

**Description:** Initializes or restores the component according to the customizer Configure dialog settings.

It is not necessary to call ShiftReg\_Init() because the ShiftReg\_Start() routine calls this

function and is the preferred method to begin component operation.

Parameters: None Return Value: None

**Side Effects:** All registers will be set to values according to the Configure dialog.

### void ShiftReg\_Enable(void)

**Description:** Activates the hardware and begins component operation. It is not necessary to call

ShiftReg Enable() because the ShiftReg Start() routine calls this function, which is the

preferred method to begin component operation.

Parameters: None
Return Value: None
Side Effects: None

### void ShiftReg\_SaveConfig(void)

**Description:** This function saves the component configuration and nonretention registers. This function

also saves the current component parameter values, as defined in the Configure dialog or as

modified by appropriate APIs. This function is called by the ShiftReg Sleep() function.

Parameters: None
Return Value: None
Side Effects: None

# void ShiftReg\_RestoreConfig(void)

**Description:** This function restores the component configuration and nonretention registers. This

function also restores the component parameter values to what they were prior to calling

the ShiftReg\_Sleep() function

Parameters: None
Return Value: None

Side Effects: Call this routine only after calling the ShiftReg\_SaveConfig() function. Calling it

independently of the ShiftReg SaveConfig() function overwrites the current settings with

the initial settings.



#### **Defines**

ShiftReg\_SR\_SIZE – Defines Shift Register length in bits.

ShiftReg\_USE\_INPUT\_FIFO – Indicates that an input FIFO is defined in the project.

**Note** The output FIFO is always defined because it is used for Software Capture.

ShiftReg\_FIFOSize – Defines the size of the Input FIFO in Shift Register words. The Shift Register word size is determined by the **Length** (in bytes) parameter value.

ShiftReg\_DIRECTION – Defines the direction of the shift (0 = Left Shift, 1 = Right Shift).

# Sample Firmware Source Code

PSoC Creator provides many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.

Refer to the "Find Example Project" topic in the PSoC Creator Help for more information.

# **Functional Description**

The Shift Register parameters allow for considerable flexibility in the configuration of the component. This section provides additional explanation of the Shift Register operation and how the parameters can be used to customize the component for your application. The Shift Register can be used standalone, or in conjunction with other components to create application-specific functionality.

## **Default Configuration**


The default configuration of the Shift Register component provides basic parallel shift register functionality similar to standard 7400 series logic shift registers. This functionality includes synchronous shifting of data into and out off a parallel register on the rising edge of the clock input. Serial bit stream data is shifted into the shift\_in terminal and shifted from the shift\_out output terminal.





# **Block Diagram and Configuration**

Figure 1. Shift Register Block Diagram



The Shift Register is a UDB-based component that consists of an input FIFO (F0), a direct shift register (A0 and A1 with duplicated value for providing the software capture), an output FIFO (F1), and control and status registers.

The input FIFO F0 is configured to input mode. This means that this FIFO can be written by the CPU (using the ShiftReg\_WriteData() API function) and this value can be loaded into the A0 register for shifting. This function checks the current FIFO status before each cycle using the ShiftReg\_GetFIFOStatus() function.

The value to be shifted can be also written directly to the A0 register by calling ShiftReg\_WriteRegValue(). Because of internal hardware implementation it is strongly recommended to stop component operation (by using ShiftReg\_Stop() function or stopping input clock) when using ShiftReg\_WriteRegValue(). Otherwise, writing the A0 register during the shift operation will lead to incorrect data being written.

The Load operation has the hardware restriction that the load event can be provided only when input FIFO is not empty.



To provide the shift functionality, the UDB datapaths are used in the following configuration:

State == 100 (4) Shift Operation (Left or Right)

State == 101 (5) Reset (XOR A0 A0)

State == 110 (6) Load A0 <=F0

State == 111 (7) Reset (XOR A0 A0)

All operations except store are controlled from the datapath control store. Shift is a default operation (cs\_addr = "000"). The load input is connected to the cs\_addr[1] line and the reset input to cs\_addr[0]. If some of these lines change their level it causes the control store address to change immediately. On the positive edge of the datapath clock (component clock in this case), the corresponding operation will be executed. The load causes the loading value to change from F0 to A0. The reset command causes the clearing of A0. In this case, the load value is ignored.

Two mechanisms are used to read the shifted value: hardware and software capture. The hardware capture event happens on each positive edge on the store input. It causes the Shift Register value to be written to the output FIFO. This value can be read by the ShiftReg\_ReadData() API function. The store input has a hardware restriction that the store input will be active only if output FIFO is not full.

Software capture happens each time the ShiftReg\_ReadRegValue() function is called. This function reads the A1 value where it duplicates the value of A0. This operation reduces the A1 value to be automatically written to the output FIFO F1 (because F1 is configured to software capture from A1). Before providing the software capture, the ShiftReg\_ReadRegData() function clears the output FIFO. Therefore, you should be careful when using it.

**Note** Using this function, the actual value in the A1 will be available in the next clock cycle after writing the Shift Register.

The interrupt generation mechanism is implemented using the status register. It has three bits, which represent three interrupt sources: Load, Store, and Reset. When one of these bits changes its value from 0 to 1, the interrupt pulse on the appropriate status register output is automatically generated. These three bits are in "clear-on-read" mode.

The second status register is used for storing the current input and output FIFO's status. All status bits are in "sticky" mode (are not cleared after reading).

When the Shift Register size is more than 8, the datapath's chaining connectivity is provided to connect 2, 3, or 4 datapaths between each other to implement component size 16, 24, or 32. To implement a Shift Register size that does not coincide with the datapath's measures, a verilog-controlled MSB is used with the datapath's configurations.

The component is started and stopped using the CLK\_EN bit of the control register.



# **Registers**

## ShiftReg\_SR\_CONTROL

Bits	7	6	5	4	3	2	1	0
Value				Reserved				clk_en

clk en : Enables Shift Register operation

## ShiftReg\_SR\_STATUS

Bits	7	6	5	4	3	2	1	0
Value		F1_not_ empty	F1_full	F0_not_full	F0_empty	reset	store	load

load: Load status bit

store: Store status bit

reset: Reset status bit

F0 empty: Input FIFO is empty

F0 not full: Input FIFO is not full

■ F1 full: Output FIFO full

■ F1\_not\_empty: Output FIFO is not empty

## DC and AC Electrical Characteristics

The following values indicate expected performance and are based on initial characterization data.



## **Timing Characteristics "Maximum with Nominal Routing"**

Parameter	Description	Config.	Min	Тур	Max	Units
f <sub>CLOCK</sub>	Component clock frequency	8-bit	_	_	66	MHz
		16-bit	_	_	66	MHz
		24-bit	_	_	58	MHz
		32-bit	_	_	55	MHz
t <sub>CLOCKH</sub>	Input clock high time <sup>1</sup>	N/A	_	0.5	_	1/f <sub>CLOCK</sub>
t <sub>CLOCKL</sub>	Input clock low time <sup>1</sup>	N/A	_	0.5	_	1/f <sub>CLOCK</sub>
	In	puts				
t <sub>PD_ps</sub>	Input path delay, pin to sync <sup>2</sup>	1	_	_	STA <sup>3</sup>	ns
t <sub>PD_ps</sub>	Input path delay, pin to sync <sup>4</sup>	2	-	_	8.5	ns
t <sub>PD_IE</sub>	Input path delay to component clock (edge-sensitive input)	1,2	t <sub>PD_ps</sub> + t <sub>SYNC</sub> + t <sub>PD_si</sub>	-	t <sub>PD_ps</sub> + t <sub>SYNC</sub> + t <sub>PD_si</sub> + t <sub>I_clk</sub>	ns
t <sub>PD_si</sub>	Sync output to input path delay (route)	1,2,3,4	_	_	STA <sup>3</sup>	ns
t <sub>l_clk</sub>	Alignment of clockX and clock	1,2,3,4	0	_	1	t <sub>CY_clock</sub>
t <sub>IH</sub>	Input high time	1,2	t <sub>CY_clock</sub>	_	_	ns
t <sub>IL</sub>	Input low time	1,2	t <sub>CY_clock</sub>	_	_	ns
t <sub>PD_IE</sub>	Input path delay to component clock (edge-sensitive input)	3,4	t <sub>SYNC</sub> + t <sub>PD_si</sub>	_	t <sub>SYNC</sub> + t <sub>PD_si</sub> + t <sub>l_clk</sub>	ns
t <sub>IH</sub>	Input high time	1,2,3,4	t <sub>CY_clock</sub>	_	_	ns
t <sub>IL</sub>	Input low time	1,2,3,4	t <sub>CY_clock</sub>	_	_	ns

 $<sup>^{1}</sup>$  t<sub>CY clock</sub> =  $1/f_{CLOCK}$ . This is the cycle time of one clock period



Document Number: 001-73261 Rev. \*\*

<sup>&</sup>lt;sup>2</sup> t<sub>PD\_ps</sub> is found in the Static Timing Results as described later. The number listed here is a nominal value based on STA analysis on many inputs.

 $<sup>^3</sup>$  t<sub>PD\_ps</sub> and t<sub>PD\_si</sub> are route path delays. Because routing is dynamic, these values can change and will directly affect the maximum component clock and sync clock frequencies. The values must be found in the Static Timing Analysis results.

<sup>&</sup>lt;sup>4</sup> t<sub>PD\_ps</sub> in configuration 2 is a fixed value defined per pin of the device. The number listed here is a nominal value of all of the pins available on the device.

# **Timing Characteristics "Maximum with All Routing"**

Parameter	Description	Config.	Min	Тур	Max <sup>5</sup>	Units
f <sub>CLOCK</sub>	Component clock frequency	8-bit	_	_	33	MHz
		16-bit	_	_	33	MHz
		24-bit	_	_	29	MHz
		32-bit	_	_	27	MHz
t <sub>CLOCKH</sub>	Input clock high time <sup>6</sup>	N/A	_	0.5	_	1/f <sub>CLOCK</sub>
t <sub>clockL</sub>	Input clock low time <sup>6</sup>	N/A	_	0.5	_	1/f <sub>CLOCK</sub>
	In	puts				
t <sub>PD_ps</sub>	Input path delay, pin to sync <sup>7</sup>	1	_	_	STA <sup>8</sup>	ns
t <sub>PD_ps</sub>	Input path delay, pin to sync <sup>9</sup>	2	_	_	8.5	ns
t <sub>PD_IE</sub>	Input path delay to component clock (edge-sensitive input)	1,2	t <sub>PD_ps</sub> + t <sub>sync</sub> + t <sub>PD_si</sub>	-	t <sub>PD_ps</sub> + t <sub>sync</sub> + t <sub>PD_si</sub> + t <sub>l_clk</sub>	ns
t <sub>PD_si</sub>	Sync output to input path delay (route)	1,2,3,4	_	_	STA <sup>8</sup>	ns
t <sub>l_clk</sub>	Alignment of clockX and clock	1,2,3,4	0	_	1	t <sub>CY_clock</sub>
t <sub>IH</sub>	Input high time	1,2	t <sub>CY_clock</sub>	_	_	ns
t <sub>IL</sub>	Input low time	1,2	t <sub>CY_clock</sub>	_	_	ns
t <sub>PD_IE</sub>	Input path delay to component clock (edge-sensitive input)	3,4	t <sub>sync</sub> + t <sub>PD_si</sub>	_	t <sub>sync</sub> + t <sub>PD_si</sub> + t <sub>l_clk</sub>	ns
t <sub>IH</sub>	Input high time	1,2,3,4	t <sub>CY_clock</sub>	_	_	ns
t <sub>IL</sub>	Input low time	1,2,3,4	t <sub>CY_clock</sub>	_	_	ns

<sup>&</sup>lt;sup>5</sup> The Maximum for All Routing timing numbers are calculated by derating the Nominal Routing timing numbers by a factor of 2. If your component instance operates at or below these speeds, then meeting timing should not be a concern for this component.



 $<sup>^{6}</sup>$  t<sub>CY\_clock</sub> = 1/f<sub>CLOCK</sub>. This is the cycle time of one clock period

<sup>&</sup>lt;sup>7</sup> t<sub>PD\_ps</sub> is found in the Static Timing Results as described later. The number listed here is a nominal value based on STA analysis on many inputs.

<sup>&</sup>lt;sup>8</sup> t<sub>PD\_ps</sub> and t<sub>PD\_si</sub> are route path delays. Because routing is dynamic, these values can change and will directly affect the maximum component clock and sync clock frequencies. The values must be found in the Static Timing Analysis results.

<sup>&</sup>lt;sup>9</sup> t<sub>PD\_ps</sub> in configuration 2 is a fixed value defined per pin of the device. The number listed here is a nominal value of all of the pins available on the device.

#### How to Use STA Results for Characteristics Data

Nominal route maximums are gathered through multiple test passes with Static Timing Analysis (STA). You can calculate the maximums for your designs using the STA results using the following methods:

**f**<sub>CLOCK</sub> Maximum Component Clock Frequency appears in Timing results in the clock summary as the named external clock. The graphic below shows an example of the clock limitations from the *\_timing.html*:

# -Clock Summary

	_	Max Freq	
BUS_CLK	24.000 MHz	118.683 MHz	
clock	24.000 MHz	56.967 MHz	


#### Input Path Delay and Pulse Width

When characterizing the functionality of inputs, all inputs, no matter how you have configured them, look like one of four possible configurations, as shown in Figure 2.

All inputs must be synchronized. The synchronization mechanism depends on the source of the input to the component. To fully interpret how your system will work you must understand which input configuration you have set up for each input and the clock configuration of your system. This section describes how to use the Static Timing Analysis (STA) results to determine the characteristics of your system.



Figure 2. Input Configurations for Component Timing Specifications



Configuration	Component Clock	Synchronizer Clock (Frequency)	Figures
1	master_clock	master_clock	Figure 7
1	clock	master_clock	Figure 5
1	clock	clockX = clock 10	Figure 3
1	clock	clockX > clock	Figure 4
1	clock	clockX < clock	Figure 6
2	master_clock	master_clock	Figure 7
2	clock	master_clock	Figure 5

<sup>&</sup>lt;sup>10</sup> Clock frequencies are equal but alignment of rising edges is not guaranteed.



Page 20 of 28 Document Number: 001-73261 Rev. \*\*

Configuration	Component Clock	Synchronizer Clock (Frequency)	Figures
3	master_clock	master_clock	Figure 12
3	clock	master_clock	Figure 10
3	clock	clockX = clock 10	Figure 8
3	clock	clockX > clock	Figure 9
3	clock	clockX < clock	Figure 11
4	master_clock	master_clock	Figure 12
4	clock	clock	Figure 8

- 1. The input is driven by a device pin and synchronized internally with a "sync" component. This component is clocked using a different internal clock than the clock the component uses (all internal clocks are derived from master\_clock).
  - When characterizing inputs configured in this way, clockX may be faster, equal to, or slower than the component clock. It may also be equal to master\_clock, which produces the characterization parameters shown in Figure 3, Figure 4, Figure 6, and Figure 7.
- 2. The input is driven by a device pin and synchronized at the pin using master\_clock.

  When characterizing inputs configured in this way, master\_clock is faster than or equal to the component clock (it is never slower than). This produces the characterization parameters shown in Figure 4 and Figure 7.

Figure 3. Input Configuration 1 and 2; Sync Clock Frequency = Component Clock Frequency (Edge alignment of clock and clockX is not guaranteed)






Figure 4. Input Configuration 1 and 2; Sync Clock Frequency > Component Clock Frequency





Figure 5. Input Configuration 1 and 2; [Sync Clock Frequency == master\_clock] > Component Clock Frequency







Figure 6. Input Configuration 1; Sync Clock Frequency < Component Clock Frequency


Figure 7. Input Configuration 1 and 2; Sync Clock = Component Clock = master\_clock



- The input is driven by logic internal to the PSoC, which is synchronous based on a clock other than the clock the component uses (all internal clocks are derived from master\_clock).
   When characterizing inputs configured in this way, the synchronizer clock is faster than, less than, or equal to the component clock, which produces the characterization parameters shown in Figure 8, Figure 9, and Figure 11.
- 2. The input is driven by logic internal to the PSoC, which is synchronous based on the same clock the component uses.
  - When characterizing inputs configured in this way, the synchronizer clock will be equal to the component clock, which will produce the characterization parameters as shown in Figure 12.




Figure 8. Input Configuration 3 only; Sync Clock Frequency = Component Clock Frequency (Edge alignment of clock and clockX is not guaranteed)



This figure represents the understanding that Static Timing Analysis holds on the clocks. All clocks in the digital clock domain are synchronous to master\_clock. However, it is possible that two clocks with the same frequency are not rising-edge-aligned. Therefore, the static timing analysis tool does not know which edge the clocks are synchronous to and must assume the minimum of one master\_clock cycle. This means that  $t_{PD\_si}$  now has a limiting effect on master\_clock of the system. Master\_clock setup time violations appear if this path delay is too long. You must change the synchronization clocks of your system or run master\_clock at a slower frequency.

Figure 9. Input Configuration 3; Sync Clock Frequency > Component Clock Frequency





In much the same way as shown in Figure 8, all clocks are derived from master\_clock. STA indicates the  $t_{PD\_si}$  limitations on master\_clock for one master\_clock cycle in this configuration. Master\_clock setup time violations appear if this path delay is too long. You must change the synchronization clocks of your system or run the master\_clock at a slower frequency.

Figure 10. Input Configuration 3; Synchronizer Clock Frequency = master\_clock > Component Clock Frequency






Figure 11. Input Configuration 3; Synchronizer Clock Frequency < Component Clock Frequency



In much the same way as shown in Figure 8, all clocks are derived from master\_clock. STA indicates the t<sub>PD\_si</sub> limitations on master\_clock for one master\_clock cycle in this configuration. master\_clock setup time violations appear if this path delay is too long. You must change the synchronization clocks of your system or run master\_clock at a slower frequency.



Figure 12. Input Configuration 4 only; Synchronizer Clock = Component Clock



In all previous figures in this section, the most critical parameters to use when understanding your implementation are  $f_{CLOCK}$  and  $t_{PD\_IE}$ .  $t_{PD\_IE}$  is defined by  $t_{PD\_ps}$  and  $t_{SYNC}$  (for configurations 1 and 2 only),  $t_{PD\_si}$ , and  $t_{I\_Clk}$ . Of critical importance is the fact that  $t_{PD\_si}$  defines the maximum component clock frequency.  $t_{I\_Clk}$  does not come from the STA results but is used to represent when  $t_{PD\_IE}$  is registered. This is the margin left over after the route between the synchronizer and the component clock.

t<sub>PD ps</sub> and t<sub>PD si</sub> are included in the STA results.

To find  $t_{PD\_ps}$ , look at the input setup times defined in the *\_timing.html* file. The fanout of this input may be more than 1 so you will need to evaluate the maximum of these paths.

#### -Setup times

#### -Setup times to clock BUS\_CLK

Start	Register	Clock	Delay (ns)
input1(0):iocell.pad_in	input1(0):iocell.ind	BUS_CLK	16.500

 $t_{PD\_si}$  will be defined in the Register-to-register times. You will need to know the name of the net to use the *\_timing.html* file. The fanout of this path may be more than 1 so you will need to evaluate the maximum of these paths.

#### -Register-to-register times

#### -Destination clock clock

Destination clock clock (Actual freq: 24.000 MHz)

#### +Source clock clock

#### -Source clock clock\_1

Source clock clock\_1 (Actual freq: 24.000 MHz)
Affected clock: BUS CLK (Actual freq: 24.000 MHz)

Start	End	Period (ns)	Max Freq	Frequency Violation
\Sync_1:genblk1[0]:INST\:synccell.syncq	\PWM_1:PWMUDB:runmode_enable\:macrocell.mc_d	7.843	127.508 MHz	24.000 MHz



## **Output Path Delays**

When characterizing the path delays of outputs, you must consider where the output is going in order to know where you can find the data in the STA results. For this component, all outputs are synchronized to the component clock. Outputs fall into one of two categories. The output goes either to another component inside the device, or to a pin to the outside of the device. In the first case, you must look at the Register-to-register times shown for the Logic-to-input descriptions above (the source clock is the component clock). For the second case, you can look at the Clock-to-Output times in the *\_timing.html* STA results.

# **Component Changes**

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
2.0	Changed load logic implementation to edge sensitive instead of level sensitive.	Load implementation is changed according to the requirements. Applications where level-sensitive load is used are not compatible with this version of the component.
	Datasheet changes:	
	<ul> <li>Updated resource usage table.</li> </ul>	
	<ul> <li>Corrected description of the load and store signals.</li> </ul>	
	<ul> <li>Updated description of the ShiftReg_Start() and ShiftReg_Wakeup() API functions.</li> </ul>	
1.60.a	Datasheet corrections	
1.60	Resampled FIFO block status signals to DP clock.	Allows component to function with the same timing results for all PSoC 3 and PSoC 5 silicons.
	Added characterization data to datasheet	
	Minor datasheet edits and updates	
1.50	Added Sleep/Wakeup and Init/Enable APIs.	To support low power modes, as well as to provide common interfaces to separate control of initialization and enabling of most components.
	Update the Configure dialog.	Changed locations of 'Use Shift Out' and 'Use Shift' and changed default value of 'Use interrupt' check box to improve functionality.
	Changed the ShiftReg_ReadRegValue() implementation.	This provides faster Software Capture execution.
1.20	Option of selecting FIFO size is disabled when load and store are not used. Updated the Configure dialog. Removed generated code for unused parameters.	Various changes were made to fix issues with version 1.10, which was not fully functional.



Document Number: 001-73261 Rev. \*\*

#### Shift Register (ShiftReg)

© Cypress Semiconductor Corporation, 2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks and of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.



Page 28 of 28 Document Number: 001-73261 Rev. \*\*