


## **Quadrature Decoder (QuadDec)**

2.40

#### **Features**


- Adjustable counter size: 8, 16, or 32 bits
- Counter resolution of 1x, 2x, or 4x the frequency of the A and B inputs, for more accurate determination of position or speed
- Optional index input to determine absolute position
- Optional glitch filtering to reduce the impact of system-generated noise on the inputs



## **General Description**

The Quadrature Decoder (QuadDec) Component gives you the ability to count transitions on a pair of digital signals. The signals are typically provided by a speed/position feedback system mounted on a motor or trackball.

The signals, typically called A and B, are positioned 90 degrees out of phase, which results in a Gray code output. A Gray code is a sequence where only one bit changes on each count. This is essential to avoid glitches. It also allows detection of direction and relative position. A third optional signal, named Index, is used as a reference to establish an absolute position once per rotation.



#### When to Use a Quadrature Decoder

A quadrature decoder is used to decode the output of a quadrature encoder. A quadrature encoder senses the current position, velocity, and direction of an object (for example, mouse, trackball, robotic axles, and others).

A quadrature decoder can also be used for precision measurement of speed, acceleration, and position of a motor's rotor and with rotary knobs to determine user input.

## **Input/Output Connections**

This section describes the various input and output connections for the Quadrature Decoder Component. An asterisk (\*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

### quad\_A - Input

The "A" input of the Quadrature Decoder.

### quad\_B - Input

The "B" input of the Quadrature Decoder.

### index - Input \*

This input detects a reference position for the Quadrature Decoder. When using an index input, if inputs A, B, and index are all zero, the counter is also reset to zero. Additional logic is typically added to gate the index pulse. Index gating allows the counter to only be reset during one of many possible rotations. An example is a linear actuator that only resets the counter when the far limit of travel has been reached. This limit is signaled by a mechanical limit switch whose output is connected to the Index pulse.

This input displays by default, but it can be hidden by deselecting the **Use index input** parameter.

### clock - Input

Clock signal for sampling and glitch filtering the inputs. If you are using glitch filtering, the filtered outputs will not change until three successive samples of the input have the same value. For effective glitch filtering, the sample clock period should be greater than the maximum time during which glitching is expected to take place. A counter can be incremented or decremented at a resolution of 1x, 2x, or 4x the frequency of the A and B inputs.

The clock input frequency should be greater than or equal to 10x the maximum A or B input frequency.

### interrupt - Output

Interrupt on one or more of the following events:

- Counter overflow and underflow
- Counter reset due to index input (if index is used)
- Invalid state transition on the A and B inputs




Page 3 of 21

# **Component Parameters**

Drag a Quadrature Decoder component onto your design and double-click it to open the **Configure** dialog. The dialog contains multiple tabs with categorized parameters.

#### **Counter Size Tab**



This tab is used to define the counter size, in bits. The counter holds the current position encoded by a quadrature encoder.


Select a counter that is large enough to encode the maximum position in both the positive and negative directions. The setting can be: 8 bit, 16 bit, or 32 bit.

The 32-bit counter implements the lower 16 bits in the hardware counter and the upper 16 bits in software to reduce hardware resource use. For this target, an additional ISR is used. To work properly with the 32-bit counter, interrupts must be enabled. You can add ISR code to source files as needed; see the Interrupt Component datasheet for more details.




Document Number: 001-94287 Rev. \*A

#### **Counter Resolution Tab**



This tab contains the number of counts recorded in one period of the A and B inputs. It shows the transitions of the input signals that are used to update the counter. As the resolution gets higher, the position can be resolved more accurately, at the possible cost of a larger counter. The setting can be 1x, 2x, or 4x.

### **Use Index Input Tab**






Page 4 of 21 Document Number: 001-94287 Rev. \*A

This tab contains a field to enable or disable the index input. An index input can be used to indicate that a reference position has been reached. If an index input is used, then when the A, B, and index inputs are all zero, the counter is reset and an interrupt can be generated. Index input is enabled by default.

### **Enable Glitch Filtering Tab**



This tab contains a field to enable or disable digital glitch filtering. Filtering can be applied to reduce the probability of miscounts because of glitches on the inputs. Some filtering is already done using hysteresis on the GPIOs, but additional filtering could be required.

If enabled, filtering is applied to all inputs. The filtered outputs do not change until three successive samples of the input have the same value. For effective filtering, the period of the sample clock should be greater than the maximum time during which glitching is expected to occur. Glitch filtering is enabled by default.

### **Clock Selection**

There is no internal clock in this component. You must attach a clock source. This component operates from a single clock connected to the component.



Document Number: 001-94287 Rev. \*A Page 5 of 21

# **Application Programming Interface**

Application Programming Interface (API) routines allow you to configure the component using software. The following table lists and describes the interface to each function. The subsequent sections cover each function in more detail.

By default, PSoC Creator assigns the instance name "QuadDec\_1" to the first instance of a component in a given design. You can rename it to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following table is "QuadDec."

Function	Description
QuadDec_Start()	Initializes UDBs and other relevant hardware
QuadDec_Stop()	Turns off UDBs and other relevant hardware
QuadDec_GetCounter()	Reports the current value of the counter
QuadDec_SetCounter()	Sets the current value of the counter
QuadDec_GetEvents()	Reports the current status of events
QuadDec_SetInterruptMask()	Enables or disables interrupts due to the events
QuadDec_GetInterruptMask()	Reports the current interrupt mask settings
QuadDec_Sleep()	Prepares the component to go to sleep
QuadDec_Wakeup()	Prepares the component to wake up
QuadDec_Init()	Initializes or restores default configuration provided with the customizer
QuadDec_Enable()	Enables the Quadrature Decoder
QuadDec_SaveConfig()	Saves the current user configuration
QuadDec_RestoreConfig()	Restores the user configuration

#### **Global Variables**

Function	Description
QuadDec_initVar	QuadDec_initVar indicates whether the Quadrature Decoder has been initialized. The variable is initialized to 0 and set to 1 the first time QuadDec_Start() is called. This allows the component to restart without re-initialization after the first call to the QuadDec_Start() routine.
	If re-initialization of the component is required, then the QuadDec_Init() function can be called before the QuadDec_Start() or QuadDec_Enable() function.
QuadDec_count32SoftPart	High 16 bits of 32-bit counter value is stored in this variable.
QuadDec_swStatus	Status register value is stored in this variable.



Page 6 of 21 Document Number: 001-94287 Rev. \*A

### void QuadDec\_Start(void)

**Description:** Initializes UDBs and other relevant hardware. Resets counter to 0, and enables or disables

all relevant interrupts. Starts monitoring the inputs and counting.

Parameters: None
Return Value: None
Side Effects: None

#### void QuadDec\_Stop(void)

**Description:** Turns off UDBs and other relevant hardware.

Parameters: None
Return Value: None
Side Effects: None

#### int8/16/32 QuadDec\_GetCounter(void)

**Description:** Reports the current value of the counter.

Parameters: None

Return Value: int8/16/32: Counter value. Return type is signed depending on the counter size setting. A

positive value indicates clockwise movement (B before A).

Side Effects: None

### void QuadDec\_SetCounter(int8/16/32 value)

**Description:** Sets the current value of the counter.

Parameters: int8/16/32 value: The new value. Parameter type is signed depending on the counter size

setting.

Return Value: None
Side Effects: None



### uint8 QuadDec\_GetEvents(void)

**Description:** Reports the current status of events. This function clears the bits of the status register.

Parameters: None

Return Value: The events, as bits in an unsigned 8-bit value:

Bit	Description
QuadDec_COUNTER_OVERFLOW	Counter overflow
QuadDec_COUNTER_UNDERFLOW	Counter underflow
QuadDec_COUNTER_RESET	Counter reset due to index, if index input is used
QuadDec_INVALID_IN	Invalid A, B inputs state transition

Side Effects: None

## void QuadDec\_SetInterruptMask(uint8 mask)

**Description:** Enables or disables interrupts caused by the events. For the 32-bit counter, the overflow,

underflow, and reset interrupts cannot be disabled; these bits are ignored.

Parameters: uint8 mask: Enable or disable bits in an 8-bit value, where 1 enables the interrupt:

Bit	Description
QuadDec_COUNTER_OVERFLOW	Enable interrupt caused by counter overflow
QuadDec_COUNTER_UNDERFLOW	Enable interrupt caused by counter underflow
QuadDec_COUNTER_RESET	Enable interrupt caused by counter reset
QuadDec_INVALID_IN	Enable interrupt caused by invalid input state transition

Return Value: None
Side Effects: None



### uint8 QuadDec\_GetInterruptMask(void)

**Description:** Reports the current interrupt mask settings.

Parameters: None

Return Value: Enable or disable bits in an 8-bit value, where 1 enables the interrupt.

For the 32-bit counter, the overflow, underflow, and reset enable bits are always set.

Bit	Description
QuadDec_COUNTER_OVERFLOW	Interrupt caused by counter overflow
QuadDec_COUNTER_UNDERFLOW	Interrupt caused by counter underflow
QuadDec_COUNTER_RESET	Interrupt caused by counter reset
QuadDec_INVALID_IN	Interrupt caused by invalid A, B inputs state transition

Side Effects: None

## void QuadDec\_Sleep(void)

**Description:** This is the preferred routine to prepare the component for sleep. The QuadDec\_Sleep()

routine saves the current component state. Then it calls the QuadDec\_Stop() function and

calls QuadDec\_SaveConfig() to save the hardware configuration.

Call the QuadDec\_Sleep() function before calling the CyPmSleep() or the CyPmHibernate() function. Refer to the PSoC Creator System Reference Guide for more information about

power management functions.

Parameters: None
Return Value: None
Side Effects: None

### void QuadDec\_Wakeup(void)

**Description:** This is the preferred routine to restore the component to the state when QuadDec\_Sleep()

was called. The QuadDec\_Wakeup() function calls the QuadDec\_RestoreConfig() function to restore the configuration. If the component was enabled before the QuadDec\_Sleep() function was called, the QuadDec\_Wakeup() function will also re-enable the component.

Parameters: None
Return Value: None

Side Effects: Calling the QuadDec\_Wakeup() function without first calling the QuadDec\_Sleep() or

QuadDec SaveConfig() function may produce unexpected behavior.



Document Number: 001-94287 Rev. \*A Page 9 of 21

### void QuadDec\_Init(void)

**Description:** Initializes or restores the component according to the customizer Configure dialog settings. It

is not necessary to call QuadDec\_Init() because the QuadDec\_Start() routine calls this

function and is the preferred method to begin component operation.

Parameters: None Return Value: None

Side Effects: All registers will be set to values according to the customizer Configure dialog.

### void QuadDec\_Enable(void)

**Description:** Activates the hardware and begins component operation. It is not necessary to call

QuadDec Enable() because the QuadDec Start() routine calls this function, which is the

preferred method to begin component operation.

Parameters: None
Return Value: None
Side Effects: None

### void QuadDec\_SaveConfig(void)

**Description:** This function saves the component configuration and nonretention registers. This function

also saves the current component parameter values, as defined in the Configure dialog or as

modified by appropriate APIs. This function is called by the QuadDec Sleep() function.

Parameters: None
Return Value: None
Side Effects: None

## void QuadDec\_RestoreConfig(void)

**Description:** This function restores the component configuration and nonretention registers. This function

also restores the component parameter values to what they were before calling the

QuadDec\_Sleep() function.

Parameters: None
Return Value: None

Side Effects: Calling this function without first calling the QuadDec Sleep() or QuadDec SaveConfig()

function may produce unexpected behavior.



Page 10 of 21 Document Number: 001-94287 Rev. \*A

## **MISRA** Compliance

This section describes the MISRA-C:2004 compliance and deviations for the component. There are two types of deviations defined:

- project deviations deviations that are applicable for all PSoC Creator components
- specific deviations deviations that are applicable only for this component

This section provides information on component-specific deviations. Project deviations are described in the MISRA Compliance section of the *System Reference Guide* along with information on the MISRA compliance verification environment.

The Quadrature Decoder component does not have any specific deviations.

This component has the following embedded components: Counter, Interrupt. Refer to the corresponding component datasheet for information on their MISRA compliance and specific deviations.

# **Sample Firmware Source Code**

PSoC Creator provides numerous example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.

Refer to the "Find Example Project" topic in the PSoC Creator Help for more information.

# **Functional Description**

### **Default Configuration**

The default configuration for the Quadrature Decoder is an 8-bit up and down counter with 1x resolution, enabled index input, and enabled glitch filtering.

### **Quadrature Decoder operation**

The Quadrature Decoder component starts counting transitions from 0 and could count in positive (clockwise) and negative (anticlockwise) directions to minimum and maximum limits, depending on counter size. The ranges for counting are the following:

8-bit counter: -128 to +127

■ 16-bit counter: -32,768 to +32,767

32-bit counter: -2,147,483,648 to +2,147,483,647



Document Number: 001-94287 Rev. \*A Page 11 of 21

When the Quadrature Decoder reaches the positive direction limit, the component generates an overflow event and reloads the counter to 0. The overflow event indicates 127 / 32,767 / 2,147,483,647 counts in the positive direction for an 8- / 16- / 32-bit counter size, respectively.


When the Quadrature Decoder reaches the negative direction limit, the component generates an underflow event and reloads the counter to 0. The underflow event indicates 128 / 32,768 / 2,147,483,648 counts in the negative direction for an 8- / 16- / 32-bit counter size, respectively.

Therefore, when you write a minimum or maximum limit value (127 / 32,767 / 2,147,483,647 or -128 / -32,768 / -2,147,483,648 for an 8- / 16- / 32-bit counter, respectively) with the QuadDec SetCounter() API, you will get an overflow or underflow event and counter reload to 0.

Also, the minimum and maximum limit values cannot be read with the QuadDec\_GetCounter() API, and they should be handled using the overflow and underflow event.


#### **State Transition**

Quadrature phase signals are typically decoded with a state machine and an up/down counter. A conventional decoder has four states, corresponding to all possible values of the A and B inputs. The state transition diagram is shown below (same-state transitions are not depicted). State transitions marked with a "+" and "-" indicate increment and decrement operations on the quadrature phase counter.



For each full cycle of the quadrature phase signal, the quadrature phase counter changes by four counts. Lower-resolution counters can also be used by implementing up/down operations on only a subset of the state transitions. A quarter-resolution decoder is shown below.





All inputs are sampled using a clock signal derived internally within the device. Following diagrams shows more detailed state machine implementation.

Figure 1. 1x resolution




Figure 2. 2x resolution



Document Number: 001-94287 Rev. \*A





Figure 3. 4x resolution




State's description:



State	Description
Reset	Reset State – Counter value resets
AB_00	00 State quadrature inputs
AB_01	01 State quadrature inputs
AB_10	10 State quadrature inputs
AB_11	11 State quadrature inputs
Error	Error State – invalid transitions

# **Block Diagram and Configuration**

The Quadrature Decoder is only available as a UDB configuration of blocks. The APIs are described earlier in this document and the registers are described in the next section to define the overall implementation of the component.





Document Number: 001-94287 Rev. \*A

## Registers

#### **Status**

Bits	7	6	5	4	3	2	1	0
Value		rese	rved		invalid in	reset	underflow	overflow

The status register is read-only. It contains the various status bits defined for the Quadrature Decoder. The value of this register is available with the QuadDec\_GetEvents() function. The interrupt output signal is generated from an ORing of the masked bit fields within the status register.

You can set the mask using the QuadDec\_SetInterruptMask() function. After you receive an interrupt you can retrieve the interrupt source by reading the status register with the QuadDec\_GetEvents() function. The status register is clear on read, so the QuadDec\_GetEvents() function clears the bits of the status register. All operations on the status register must use the following defines for the bit fields, because these bit fields may be moved within the status register at build time.

There are several bit field masks defined for the status registers. Any of these bit fields may be included as an interrupt source. All bit fields are configured as sticky bits in the status register. Defines are available in the generated header (.h) file as follows:

- QuadDec\_COUNTER\_OVERFLOW Defined as the bit mask of the Status register bit "counter overflow."
- QuadDec\_COUNTER\_UNDERFLOW Defined as the bit mask of the Status register bit "Counter underflow."
- QuadDec\_RESET Defined as the bit-mask of the Status register bit "reset due index."
- QuadDec\_INVALID\_IN Defined as the bit-mask of the Status register bit "invalid state transition on the A and B inputs."

### Resources

The Quadrature Decoder component is placed throughout the UDB array. The component utilizes the following resources.

	Resource Type						
Configuration	Datapath Cells	Macrocells	Status Cells	Control Cells	DMA Channels	Interrupts	
8-bit, resolution 1x, no glitch filtering, use index	1	22	2	1	_	_	



Page 16 of 21 Document Number: 001-94287 Rev. \*A

	Resource Type							
Configuration	Datapath Cells	Macrocells	Status Cells	Control Cells	DMA Channels	Interrupts		
16-bit, resolution 2x, glitch filtering, use index	2	31	2	1	_	_		
32-bit, resolution 4x, glitch filtering, use index	2	32	2	1	_	1		

**Note** The PSoC 4200 family can support an 8-, 16-, or 32-bit counter size with glitch filtering disabled. Other configurations are too large for this family.

# **API Memory Usage**

The component memory usage varies significantly, depending on the compiler, device, number of APIs used and component configuration. The following table provides the memory usage for all APIs available in the given component configuration.

The measurements have been done with the associated compiler configured in Release mode with optimization set for Size. For a specific design the map file generated by the compiler can be analyzed to determine the memory usage.

	PSoC 3 (Keil_PK51)		PSoC 4	(GCC)	PSoC 5LP (GCC)		
Configuration	Flash Bytes	SRAM Bytes	Flash Bytes	SRAM Bytes	Flash Bytes	SRAM Bytes	
8-bit, resolution 1x, no glitch filtering, use index	386	7	554	10	594	10	
16-bit; resolution 2x, glitch filtering, use index	455	8	N/A	N/A	600	14	
32-bit; resolution 4x, glitch filtering, use index	664	12	N/A	N/A	776	18	



Document Number: 001-94287 Rev. \*A Page 17 of 21

## DC and AC Electrical Characteristics

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### **DC Characteristics**

Parameter	Description	Min	Typ <sup>[1]</sup>	Max	Units
I <sub>DD</sub>	Component current consumption				
	8-bit, resolution 1x, no glitch filtering, use index	-	15	-	μΑ/MHz
	16-bit, resolution 2x, glitch filtering, use index	_	20	_	μΑ/MHz
	32-bit, resolution 4x, glitch filtering, use index	_	26	_	μΑ/MHz

#### **AC Characteristics**

Parameter	Desc	Min	Тур	Max <sup>[2]</sup>	Units	
f <sub>CLOCK</sub>	Component clock frequ					
	8-bit, resolution 1x, no	glitch filtering, use index	_	_	33	MHz
	16-bit, resolution 2x, gli	tch filtering, use index	_	_	29	MHz
	32-bit, resolution 4x, gli	_	_	28	MHz	
f <sub>AB</sub>	Component A and B Frequency		_	_	f <sub>CLOCK</sub> /10	MHz
t <sub>IND</sub>	Index signal width	no glitch filtering	2	_	_	t <sub>CY_clock</sub> <sup>[3]</sup>
		glitch filtering	3			
t <sub>GL</sub>	Time during which glitch occur	Time during which glitching is expected to occur		_	3	t <sub>CY_clock</sub>
t <sub>E</sub>	Encoder pulse width (low or high)		4	_	_	t <sub>CY_clock</sub>
t <sub>ES</sub>	Encoder state period		2	_	_	t <sub>CY_clock</sub>
t <sub>ELP</sub>	Encoder period width		10	_	-	t <sub>CY_clock</sub>




Page 18 of 21 Document Number: 001-94287 Rev. \*A

<sup>1.</sup> Device IO and clock distribution current not included. The values are at 25 °C.

<sup>2.</sup> The values provide a maximum safe operating frequency of the component. The component may run at higher clock frequencies, at which point validation of the timing requirements with STA results is necessary.

<sup>3.</sup>  $t_{CY clock}$  = 1/ $f_{CLOCK}$  Cycle time of one clock period

Figure 4. Timing Diagram



# **Component Errata**

None

# **Component Changes**

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
2.40.a	Added clearing of QuadDec_count32SoftPart global variable in QuadDec_Start() API.	QuadDec_Start() API should reset counter value to initial state.
	Swapped A and B signals labels in the component customizer to match implementation.	Signal labels were incorrect.
	Updated component Block Diagram.	Added additional logic to the component schematic to correct a problem with a false underflow event generation at component start.
2.40	Updated the QuadDec_Enable() API.	Added clearing of pending interrupts to correct a problem with a false underflow event generation at component start.
	Updated the QuadDec_SetCounter() API.	The QuadDec_SetCounter() API had a problem with setting a negative value for an 8-or 16-bit counter size, which is now fixed.
2.30.b	Edited the datasheet.	Added a Component Errata section to document known problems in the component.
		Added Quadrature Decoder operation details to the Functional Description.



Document Number: 001-94287 Rev. \*A Page 19 of 21

		Added a note to the Resource usage table.
2.30.a	Edited datasheet to remove references to PSoC 5.	PSoC 5 has been replaced by the PSoC 5LP.
2.30	Updated internal Counter component to version 2.40 on Quadrature Decoder Component schematic.	This is for use with the latest version of the Counter component.
	Fixed state machine implementation.	False operation due to oscillating on quadrature inputs.
	Updated State Transition section with more detailed state machine diagrams.	
	Updated datasheet with memory usage for PSoC 4	
2.20	Added MISRA Compliance section.	The component does not have any specific deviations.
	Added PSoC4 device support.	
	Updated internal Counter component to version 2.30 on Quadrature Decoder Component schematic.	For use with the latest version of the Counter component.
2.10	Added PSoC 5LP device support.	
	Added all Quadrature Decoder APIs with CYREENTRANT keyword when they included in .cyre file.	Not all APIs are truly reentrant. Comments in the component API source files indicate which functions are candidates.
		This change is required to eliminate compiler warnings for functions that are not reentrant used in a safe way: protected from concurrent calls by flags or Critical Sections.
2.0	Updated block diagram of Quadrature Decoder in the Block Diagram and Configuration section of the datasheet.	For use with the latest version of the Counter component.
	Updated internal Counter component to version 2.0 on Quadrature Decoder Component schematic.	For use with the latest version of the Counter component.
	Removed obsolete defines.	
1.50.a	Added characterization data to datasheet	
	Minor datasheet edits and updates	
1.50	Changed QuadDec_Start() API: removed write to Control Register.	Beta5 STA-Based Optimization.
	Added QuadDec_Sleep()/ QuadDec_Wakeup() APIs.	Added APIs to support the low power modes.
	Added QuadDec_Init() API.	Added to provide an API to initialize/restore the component without starting it.
1.20	Updated the Configure dialog.  Removed the QuadDec_INT.c file after compilation if the counter size is less than 32.  Removed the checking condition in the QuadDec_INT.c file for counter size = 32 bit.	



Page 20 of 21 Document Number: 001-94287 Rev. \*A

© Cypress Semiconductor Corporation, 2013-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks and of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.



Document Number: 001-94287 Rev. \*A Page 21 of 21