

Analog Net Constraint

1.50

Features



- Limits analog routing of a signal to a specific routing resource
- All terminals on the signal must connect directly to the routing resource
 Note Routing is strict. All of the devices connected to the net with the resource constraint must have a direct hardware connection to the resource. Refer to the Analog Routing Diagram in the applicable Technical Reference Manual (TRM), which is available from the Cypress website, www.cypress.com. If the resources do not have a hardware connection to the specified constraint, an error will occur.

General Description

The Analog Net Constraint component allows you to define the route of the analog signal to which it is connected. This is an advanced feature that is not needed for most designs, and should be used with caution.

When to Use an Analog Net Constraint

The Analog Net Constraint should be used to manually control analog routing when strict control over the signal routing is required.

Input/Output Connections


This section describes the various input and output connections for the Analog Net Constraint.

connect - Input /Output

Provides the connection to the analog signal to which the Analog Net Constraint applies.

Component Parameters

Drag an Analog Net Constraint onto your design and double-click it to open the **Configure** dialog.



The Analog Net Constraint provides the following parameters:

Analog Resource Name

The analog resource to assign to the connected signal. The default value, **Auto**, has no effect. The routing resource list depends on the selected family.

Exclusive Use

Allows the Analog Net Constraint to reserve the resource exclusively. If another Analog Net Constraint is configured to use the same analog resource, the net will not be short-circuited. An error will be generated instead.

Placement

The Analog Net Constraint consumes hardware resources because it specifies which hardware resource must be used by the router. It has no other placement specification.



Resources

The Analog Net Constraint component causes the connected analog signal to consume the selected analog routing resource.

Functional Description

The following analog routing resource names are available for PSoC 3 and PSoC 5. Not every analog routing resource connects to every component terminal. For detailed information about analog connectivity, refer to the applicable device datasheet and TRM. These documents are available on the Cypress website, www.cypress.com.


- Analog globals: AGL[0] AGL[7], AGR[0] AGR[7]
- Analog local bus: abusl0 abusl3, abusr0 abusr3
- Analog mux bus: AMUXBUSL, AMUXBUSR
- Combined left/right resources: AG[0] AG[7], abus0 abus3, AMUXBUS

When an Analog Net Constraint is present on a signal, the signal will be routed using **only** the specified resource. All of the component terminals connected to the signal must have a direct connection to the routing resource. The analog placer might not be able to automatically ensure that components are placed in way that satisfies Analog Net Constraints. Components connected to constrained signals should be placed manually.

Analog Net Constraint Example

In this example, the Analog Net Constraint is used to force a signal (Pin_1) on P4[4] to be routed on Analog Global Left 4.

Figure 1. Analog Net Constraint Example



Design-Wide Resources Settings


The following figures show settings in the Design-Wide Resources editors.



Figure 2. Directives Editor

Component (Signal) Name	Directive Type		Directive Value
\PGA_1:SC\	ForceComponentFixed	•	F(SC,0)


Figure 3. Pin Editor



Short Circuit Example

If the same analog routing resource is specified for multiple signals that are not connected to an AMux, the signals will be connected to each other, which is not always the intended behavior.


Figure 4. Short Circuit Example



Analog Net Tie Example

To apply multiple constraints to a signal or constrain a subset of the connections in a signal, use a Net Tie component. Refer to the Net Tie component datasheet for details (available from the PSoC Creator Component Catalog).

Figure 5. Net Tie Example



Component Changes

This is the first release of the Analog Net Constraint component.

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

