


D Flip Flop

1.0

Features

- Stores a digital value
- Asynchronous Reset or Preset
- Optional array of D Flip Flops



General Description

The D Flip Flop stores a digital value.

When to use a D Flip Flop

The D Flip Flop should be used to implement sequential logic.

Input/Output Connections

This section describes the various input and output connections for the D Flip Flop. An asterisk (*) in the list of I/O's states that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

d – Input

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

clock – Input

The clock signal determines when the output will change. The output changes when a rising edge of the clock is detected.

ar – Input *

Asynchronous reset. When this input is true, the output will immediately change to false. This input only appears if the needAR parameter is true.

PRELIMINARY

ap – Input *

Asynchronous preset. When this input is true, the output will immediately change to true. This input is only available if the needAP parameter is true.


q – Output

The stored value of the D Flip Flop.

Component Parameters

Drag a D Flip Flop onto your design and double-click it to open the Configure dialog.

Figure 1 Configure D Flip Flop Dialog



The D Flip Flop provides the following parameters.

needAP

This parameter controls whether the asynchronous preset (AP) input is visible. The asynchronous reset and asynchronous preset may not be used simultaneously. The default is false.

needAR

The parameter controls whether the asynchronous reset (AR) input is visible. The asynchronous reset and asynchronous preset may not be used simultaneously. The default is false.

PRELIMINARY



TerminalWidth

An array of the D Flip Flop can be created which may be useful if the input or output is a bus. This parameter defines the bus width of the d and q terminals. The default is 1.

Placement

All D Flip Flop components in the same UDB must have the same ar or ap input. All D Flip Flop components in the same PLD must have the same clock signal.

Resources

The D Flip Flop uses one macrocell. If the TerminalWidth parameter is greater than 1, the D Flip Flop uses a number of macrocells equal to TerminalWidth.

Application Programming Interface

Not applicable

Sample Firmware Source Code

Not applicable

Interrupt Service Routine

Not applicable

Functional Description

Not applicable



PRELIMINARY

DC and AC Electrical Characteristics

The following values are indicative of expected performance and based on initial characterization data.

5.0V/3.3V DC and AC Electrical Characteristics

Parameter	Typical	Min	Max	Units	Conditions and Notes
Input					
Maximum Clock Rate	---		80	MHz	

© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® Creator™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

PRELIMINARY

