


Задержки в комбинационных и последовательностных схемах

Дмитрий Смехов




Синхронные схемы



The problem with combinational logic

- A computation in combinational logic is not instant.
- How to determine when the results are ready and can be used by the next step of computation?






Contamination and propagation delays




- Contamination delay $\mathbf{t}_{\sf cd}$
 - After the inputs changed, the result started changing, but is not stable yet
 - The result is "contaminated"
 - During contamination the result may not be a clean combinational function of the inputs
- Propagation delay t_{pd}
 - Also relative to the moment inputs changed
 - The result finally became stable
 - Now the result is a clean combinational function of the inputs






Первое приближение



Clock is used to make computation deterministic


- Before the results are ready, the outputs may contain random or even non-digital values
- How to find when the results are ready and can be used by the next step of computation?
- We can synchronize the computation with a special signal called clock



The picture is from Digital Design and Computer Architecture, 2nd Edition by David Harris and Sarah Harris. Elsevier, 2012




Конфигурируемый логический блок






Матрица соединений





Сумматор двух чисел 512 бит




Частота 300 МГц

WNS(ns)	TNS(ns)	TNS Failing Endpoints
-4.324	-1526.077	463




Реализация при помощи цикла




Суммирование будет проведено за 16 тактов

Конвейерная реализация





Статические сигналы



REG_COEF — коэффициенты которые не изменяются во время сеанса

Эти сигналы надо исключить из временного анализа

Команда: set_false_path

Существует возможность сделать отдельный компонент для использования в RTL



Ограничение областей трассировки

