# Computer Architecture Computer Engineering Track Tutorial 10


# Processor Architecture Layout MIPS Architecture and Instruction Set

Artem Burmyakov, Muhammad Fahim, Alexander Tormasov


November 05, 2020




- Fetches instructions from memory





- Fetches instructions from memory
- Decodes instructions over registers




- Fetches instructions from memory
- Decodes instructions over registers
- Controls the execution flow in ALU








- Executes arithmetic and logic instructions
- Designed for the minimized propagation delay




- Fast memory elements, directly connected to CU and ALU
- Store data for instruction to execute (e.g. instruction code, its input arguments), as well as the result of its execution
- Every register is reserved for a specific purpose (e.g. to store input arguments, or the result of computation)


- An optimized circuit for a limited set of specific instructions (e.g. floating-point)
- Has its own registers



- Fast memory elements, directly connected to CU and ALU
- Store data for instruction to execute (e.g. instruction code, its input arguments), as well as the result of its execution
- Every register is reserved for a specific purpose (e.g. to store input arguments, or the result of computation)



- Fast memory elements, directly connected to CU and ALU
- Store data for instruction to execute (e.g. instruction code, its input arguments), as well as the result of its execution
- Every register is reserved for a specific purpose (e.g. to store input arguments, or the result of computation)




Fast memory elements, directly connected to CU and ALU

Registers (Register File)

- Store data for instruction to execute (e.g. instruction code, its input arguments), as well as the result of its execution
- Every register is reserved for a specific purpose (e.g. to store input arguments, or the result of computation)

slowest instruction matters most

Note: The design objective is to have an optimized performance in the average use case, and not to have a higher number of instructions supported (recall the difference between RISC and CISC)



Clock

- Fetches instructions from memory
- Decodes instructions over registers
- Controls the execution flow in ALU
- Communicates to I/O devices
- Executes control flow instructions,
   e.g. jumps and branches

The number of registers:

The worst-case propagation delay increases for a larger number of registers

(due to longer wires, multiplexers with a larger number of inputs, etc.)

Memory, I/O devices, etc.

On-chip communication buses

Coprocessor(s) (e.g. for floating-point instructions)

Arithmetic-Logic Unit (ALU)

Fast memory elements, directly connected to CU and ALU

Registers (Register File)

- Store data for instruction to execute (e.g. instruction code, its input arguments), as well as the result of its execution
- Every register is reserved for a specific purpose (e.g. to store input arguments, or the result of computation)

- An optimized circuit for a limited set of specific instructions (e.g. floating-point)
- Has its own registers
  - Coprocessor registers

- Executes arithmetic and logic instructions
- Designed for the minimized propagation delay

A supported Instruction Set (IS):

The worst-case propagation delay of the slowest instruction matters most

Note: The design objective is to have an optimized performance in the average use case, and not to have a higher number of instructions supported (recall the difference between RISC and CISC)

# Some Aspects Affecting the CPU Clock Frequency

Clock

- Fetches instructions from memory
- Decodes instructions over registers
- Controls the execution flow in ALU
- Communicates to I/O devices
- Executes control flow instructions, e.g. jumps and branches

The number of registers:

The worst-case propagation delay increases for a larger number of registers

(due to longer wires, multiplexers with a larger number of inputs, etc.)

#### Some other aspects:

- The length of the binary representation for instructions;
- Storage capacity of registers

Memory,
I/O devices,
etc.

Coprocessor(s)
(e.g. for floatingpoint instructions)

Coprocessor
registers

(ALU)

- Control Unit

  On-chip
  communication
  buses

  Arithmetic-Logic
  Unit
  - istors (Pagistor Fila)

Registers (Register File)

(CU)

- Fast memory elements, directly connected to CU and ALU
- Store data for instruction to execute (e.g. instruction code, its input arguments), as well as the result of its execution
- Every register is reserved for a specific purpose (e.g. to store input arguments, or the result of computation)

Executes arithmetic and logic instructions

An optimized circuit for a limited set of specific instructions (e.g. floating-point)

Has its own registers


Designed for the minimized propagation delay

A supported Instruction Set (IS):


The worst-case propagation delay of the slowest instruction matters most

Note: The design objective is to have an optimized performance in the average use case, and not to have a higher number of instructions supported (recall the difference between RISC and CISC)


#### MIPS is a RISC architecture



#### MIPS is a RISC architecture



#### MIPS is a RISC architecture




#### "Register spilling":

If the number of live variables exceeds the number of available registers, then the compiler spills some variables from registers into memory 15

MIPS is a RISC architecture

#### 32 registers for floating-point instructions:

- Named by \$f0..\$f31
- Directly addressable
- Reserved for different purposes




#### "Register spilling":

If the number of live variables exceeds the number of available registers, then the compiler spills some variables from registers into memory

MIPS is a RISC architecture

32 registers for floating-point instructions:

- Named by \$f0..\$f31
- Directly addressable
- Reserved for different purposes



Data is retrived from these registers by using special functions mfhi and mflo


"Register spilling":

If the number of live variables exceeds the number of available registers, then the compiler spills some variables from registers into memory

MIPS is a RISC architecture

32 registers for floating-point instructions:

- Named by \$f0..\$f31
- Directly addressable
- Reserved for different purposes



"Register spilling":


If the number of live variables exceeds the number of available registers, then the compiler spills some variables from registers into memory

using special functions mfhi and mflo

MIPS is a RISC architecture

32 registers for floating-point instructions:

- Named by \$f0..\$f31
- Directly addressable
- Reserved for different purposes



"Register spilling":


If the number of live variables exceeds the number of available registers, then the compiler spills some variables from registers into memory

using special functions mfhi and mflo

# **MIPS Registers**



# Directly addressable (numbered between 0 and 32)




General-purpose (32 in total)

\$t0...\$t7 (registers 8...15), \$s0...\$s7 (registers 16...23), and others For floating-point coprocessor

\$f0...\$f31

Not directly addressable, Special-purpose



Program counter (PC)

Stores the (pseudo-) address of an instruction being executed

For multiplication and division operations (with integer arguments)



(e.g. for division quotient) (e.g. for division reminder)

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add(immediate)	add <b>[]</b> \$s1,\$s2, <b>2</b> 0	\$s1 = \$s2 + <b>20</b>	Used to add constants

The second argument is a constant value,
No need to load its value from the register (can be used "immediately")

Advantage: significantly faster and consumes less power, as compared to "add"

Category	Instruction	Example	Meaning	Comments		
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands		
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands		
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + <b>20</b>	Used to add constants		
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register		
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory		
Data transfer	Units of data used:  1 word = 32 bits (equals to a MIPS instruction length)  1 halfword = 16 bits  1 byte = 8 bits					


Category	Instruction		Example	Meaning	Comments
Arithmetic	add	add	\$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub	\$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	add	i \$s1,\$s2,20	\$s1 = \$s2 + <b>20</b>	Used to add constants
	load word	1w	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	SW	\$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	1h	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	1hu	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
Data	store half	sh	\$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data transfer	load byte	1b	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
transier	load byte unsigned	1bu	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb	\$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	SC	\$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui	\$s1,20	\$s1 = 20 * 2 <sup>16</sup>	Loads constant in upper 16 bits


Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + <b>20</b>	Used to add constants
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	lh \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	1hu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
D-+-	store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data transfer	load byte	1b \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
transier	load byte unsigned	lbu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 <sup>16</sup>	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 <b>&amp;</b> \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2   \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2   \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & <b>20</b>	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2   <b>20</b>	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << <b>10</b>	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> <b>10</b>	Shift right by constant


A fast way to multiply or divide by  $2^n$ , where n is the number of positions for left or right shifting

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + <b>20</b>	Used to add constants
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	lh \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	1hu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data transfer	load byte	lb \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
transiei	load byte unsigned	1bu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 <sup>16</sup>	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 <b>&amp;</b> \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2   \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2   \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2   <b>20</b>	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << <b>10</b>	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> <b>10</b>	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Conditional branch	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned


Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + <b>20</b>	Used to add constants
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	lh \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	lhu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
5 .	store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data transfer	load byte	lb \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
transiei	load byte unsigned	lbu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 <sup>16</sup>	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 <b>&amp;</b> \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2   \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2   \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & <b>20</b>	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2   <b>20</b>	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << <b>10</b>	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> <b>10</b>	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Conditional	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
branch	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned
	jump	j 2500	go to 10000	Jump to target address
Unconditional	jump register	jr \$ra	go to \$ra	For switch, procedure return
jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call








Values can be written into HI and LO registers only by ALU; thus, no *mthi* or *mtlo* instructions





#### Sample MIPS Instructions add.s, add.d, sub.s, sub.d mul.s, div.s,... Coprocessor \$f0 registers Memory, Floating-Point \$f1 I/O devices, mov.s, mov.d Coprocessor etc. \$f31 mtc1 > cvt.w.s, cvt.w.d,... sw, sh, sb lw, lh, lb Ihu, Ibu mfc1 add, sub, addi beq, bne, bgtz PC **Arithmetic-Logic Control Unit** Unit and, or, nor, andi, ori j, jr, jal Clock (CU) (ALU) sll, srl \$t0 \$t9 \$s0 \$a0 Registers (Register File) mfhi mflo

Values can be written into HI and LO registers only by ALU; thus, no *mthi* or *mtlo* instructions

#### Sample MIPS Instructions add.s, add.d, sub.s, sub.d mul.s, div.s,... Coprocessor \$f0 registers Memory, Floating-Point \$f1 I/O devices, mov.s, mov.d Coprocessor The slowest etc. instructions, \$f31 mtc1 > Execution time is at cvt.w.s, cvt.w.d,... sw, sh, sb least at the order of lw, lh, lb hundreds Ihu, Ibu mfc1 add, sub, addi PC beq, bne, bgtz **Arithmetic-Logic Control Unit** Unit and, or, nor, andi, ori j, jr, jal Clock (CU) (ALU) sll, srl \$t0 \$t9 \$s0 \$a0 Registers (Register File) mflo mfhi Values can be written into HI and LO registers only by ALU; thus, no mthi or mtlo instructions

#### Sample MIPS Instructions add.s, add.d, sub.s, sub.d mul.s, div.s,... Coprocessor \$f0 registers Memory, Floating-Point \$f1 I/O devices, mov.s, mov.d Coprocessor The slowest etc. instructions, \$f31 mtc1 > Execution time is at cvt.w.s, cvt.w.d,... sw, sh, sb least at the order of lw, lh, lb hundreds Ihu, Ibu mfc1 add, sub, addi PC beq, bne, bgtz **Arithmetic-Logic Control Unit** Unit and, or, nor, andi, ori j, jr, jal Clock (CU) (ALU) sll, srl \$t0 \$t9 \$s0 \$a0 Registers (Register File) mflo mfhi Values can be written into HI and LO registers only by ALU; thus, no mthi or mtlo instructions