

Computer Architecture
Tutorial 3

Combinational and Sequential Logic Circuits

Artem Burmyakov, Muhammad Fahim, Alexander Tormasov

September 17, 2020

Terminology

A Boolean function

(introduced by George Boole)

A function taking one or multiple binary inputs and producing exactly one binary output

Examples:

$$A, B, C, D, F \in \{0,1\}$$

One notation:

$$F(A, B) = A * B$$

$$F(A, B, C) = A * B + C$$

$$F(A, B, C, D) = A * (B + C) + D$$

Another notation:

$$F(A, B) = \mathbf{AND}(A, B)$$

$$F(A, B, C) = \mathbf{OR}(\mathbf{AND}(A, B), C)$$

$$F(A, B, C, D) = \mathbf{OR}(\mathbf{AND}(A, \mathbf{OR}(B, C)), D)$$

Many other notations are used as well

Terminology

A Boolean function (introduced by George Boole)	A function taking one or multiple binary inputs and producing exactly one binary output
Truth table	A table specifying the output of a Boolean function for every combination of input values




Truth table for function $F = A * B$:

<i>A</i>	<i>B</i>	<i>F = A * B</i>
0	0	0
1	0	0
0	1	0
1	1	1

Terminology

A Boolean function (introduced by George Boole)	A function taking one or multiple binary inputs and producing exactly one binary output
Truth table	A table specifying the output of a Boolean function for every combination of input values
A logic gate	A physical or abstract device implementing a Boolean function


Sample logic gates:



Terminology


A Boolean function (introduced by George Boole)	A function taking one or multiple binary inputs and producing exactly one binary output
Truth table	A table specifying the output of a Boolean function for every combination of input values
A logic gate	A physical or abstract device implementing a Boolean function
A logic circuit	A composition of logic gates, to perform a certain function



Sample logic circuit:






Terminology


A Boolean function (introduced by George Boole)	A function taking one or multiple binary inputs and producing exactly one binary output
Truth table	A table specifying the output of a Boolean function for every combination of input values
A logic gate	A physical or abstract device implementing a Boolean function
A logic circuit	A composition of logic gates, to perform a certain function
An Integrated Circuit (a monolithic integrated circuit, or chip, or microchip)	<p>The antonym for a “discrete electrical circuit”, that is a set of discrete electrical devices, which can be assembled and reassembled again;</p> <p>Key advantages of integrated circuits over discrete ones:</p> <ul style="list-style-type: none">- Lower cost of manufacturing (for mass-production);- Performance (e.g. the propagation delay – to be discussed next);- Compact size <p>Used for CPU</p>

Logic Gate	Symbolic Representation	Truth Table															
AND		<table> <tr> <th><i>A</i></th><th><i>B</i></th><th><i>Q=AB</i></th></tr> <tr> <td>0</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>0</td><td>0</td></tr> <tr> <td>0</td><td>1</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>1</td></tr> </table>	<i>A</i>	<i>B</i>	<i>Q=AB</i>	0	0	0	1	0	0	0	1	0	1	1	1
<i>A</i>	<i>B</i>	<i>Q=AB</i>															
0	0	0															
1	0	0															
0	1	0															
1	1	1															

Logic Gate	Symbolic Representation	Truth Table															
AND		<table><tr><th><i>A</i></th><th><i>B</i></th><th><i>Q=AB</i></th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	<i>A</i>	<i>B</i>	<i>Q=AB</i>	0	0	0	1	0	0	0	1	0	1	1	1
<i>A</i>	<i>B</i>	<i>Q=AB</i>															
0	0	0															
1	0	0															
0	1	0															
1	1	1															
OR		<table><tr><th><i>A</i></th><th><i>B</i></th><th><i>Q=A+B</i></th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	<i>A</i>	<i>B</i>	<i>Q=A+B</i>	0	0	0	1	0	1	0	1	1	1	1	1
<i>A</i>	<i>B</i>	<i>Q=A+B</i>															
0	0	0															
1	0	1															
0	1	1															
1	1	1															

Logic Gate	Symbolic Representation	Truth Table															
AND		<table><tr><th>A</th><th>B</th><th>Q=AB</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q=AB	0	0	0	1	0	0	0	1	0	1	1	1
A	B	Q=AB															
0	0	0															
1	0	0															
0	1	0															
1	1	1															
OR		<table><tr><th>A</th><th>B</th><th>Q=A+B</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q=A+B	0	0	0	1	0	1	0	1	1	1	1	1
A	B	Q=A+B															
0	0	0															
1	0	1															
0	1	1															
1	1	1															
NOT		<table><tr><th>A</th><th>Q=A'</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Q=A'	0	1	1	0									
A	Q=A'																
0	1																
1	0																

Transistor: the key building block for logic gates




Transistor is a fast switch:

If there is voltage at the Base terminal (Base = "1"), then current flows between Emitter and Collector;

Otherwise (Base = "0"), there is no current

Transistor: the key building block for logic gates




Note: Current direction depends on the transistor type (e.g. NPN or PNP)

Transistor is a fast switch:

If there is voltage at the Base terminal ($B=1$), then current flows between Emitter and Collector;

Otherwise ($B=0$), there is no current

Transistor: the key building block for logic gates




Transistor is a fast switch:


If there is voltage at the Base terminal ($B=1$), then current flows between Emitter and Collector;

Otherwise ($B=0$), there is no current


Transistor: the key building block for logic gates




Transistor: the key building block for logic gates







Transistor: the key building block for logic gates








This circuit implements exactly an “AND” logic gate:









<i>A</i>	<i>B</i>	<i>Q=AB</i>
0	0	0
1	0	0
0	1	0
1	1	1

Logic Gate	Symbolic Representation	Truth Table	Implementation with Transistors															
AND		<table><tr><th>A</th><th>B</th><th>Q=AB</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q=AB	0	0	0	1	0	0	0	1	0	1	1	1	
A	B	Q=AB																
0	0	0																
1	0	0																
0	1	0																
1	1	1																
OR		<table><tr><th>A</th><th>B</th><th>Q=A+B</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q=A+B	0	0	0	1	0	1	0	1	1	1	1	1	
A	B	Q=A+B																
0	0	0																
1	0	1																
0	1	1																
1	1	1																
NOT		<table><tr><th>A</th><th>Q=A'</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Q=A'	0	1	1	0										
A	Q=A'																	
0	1																	
1	0																	

Transistor implementations are taken from <http://hyperphysics.phy-astr.gsu.edu/hbase/Electronic/trangate.html#c1> and https://www.electronics-tutorials.ws/logic/logic_4.html


Logic Gate	Symbolic Representation	Truth Table	Implementation with Transistors															
AND		<table><tr><th>A</th><th>B</th><th>Q=AB</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q=AB	0	0	0	1	0	0	0	1	0	1	1	1	
A	B	Q=AB																
0	0	0																
1	0	0																
0	1	0																
1	1	1																
OR		<table><tr><th>A</th><th>B</th><th>Q=A+B</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q=A+B	0	0	0	1	0	1	0	1	1	1	1	1	
A	B	Q=A+B																
0	0	0																
1	0	1																
0	1	1																
1	1	1																
NOT		<table><tr><th>A</th><th>Q=A'</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Q=A'	0	1	1	0										
A	Q=A'																	
0	1																	
1	0																	

Transistor implementations are taken from <http://hyperphysics.phy-astr.gsu.edu/hbase/Electronic/trangate.html#c1> and https://www.electronics-tutorials.ws/logic/logic_4.html

Logic Gate	Symbolic Representation	Truth Table	Implementation with Transistors															
AND		<table><tr><th>A</th><th>B</th><th>Q=AB</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q=AB	0	0	0	1	0	0	0	1	0	1	1	1	
A	B	Q=AB																
0	0	0																
1	0	0																
0	1	0																
1	1	1																
OR		<table><tr><th>A</th><th>B</th><th>Q=A+B</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q=A+B	0	0	0	1	0	1	0	1	1	1	1	1	
A	B	Q=A+B																
0	0	0																
1	0	1																
0	1	1																
1	1	1																
NOT		<table><tr><th>A</th><th>Q=A'</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Q=A'	0	1	1	0										
A	Q=A'																	
0	1																	
1	0																	


Transistor implementations are taken from <http://hyperphysics.phy-astr.gsu.edu/hbase/Electronic/trangate.html#c1> and https://www.electronics-tutorials.ws/logic/logic_4.html

Selected Logic Gates




AND

A	B	Output
0	0	0
0	1	0
1	0	0
1	1	1




OR

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	1




XOR

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0



NAND

A	B	Output
0	0	1
0	1	1
1	0	1
1	1	0



NOR


A	B	Output
0	0	1
0	1	0
1	0	0
1	1	0




XNOR

A	B	Output
0	0	1
0	1	0
1	0	0
1	1	1

Universal Logic Gates: NAND and NOR




NAND = AND + NOT




NOR = OR + NOT

Universal Logic Gates: NAND and NOR




NAND = AND + NOT




NOR = OR + NOT

A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates

Universal Logic Gates: NAND and NOR




NAND = AND + NOT




NOR = OR + NOT

A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates


Example: The implementation of AND logic gate by using NAND



Universal Logic Gates: NAND and NOR




NAND = AND + NOT



NOR = OR + NOT

A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates

Example: The implementation of AND logic gate by using NAND




To proof circuits equivalence, we demonstrate the equivalence of outputs for the same sets of inputs:


A	B	$Q=AB$
0	0	0
1	0	0
0	1	0
1	1	1

A	B	Q_1	Q_1	Q
0	0	1	1	0
1	0	1	1	0
0	1	1	1	0
1	1	0	0	1

Universal Logic Gates: NAND and NOR




NAND = AND + NOT



NOR = OR + NOT

A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates

Example: The implementation of AND logic gate by using NAND




To proof circuits equivalence, we demonstrate the equivalence of outputs for the same sets of inputs:


A	B	$Q=AB$
0	0	0
1	0	0
0	1	0
1	1	1

A	B	Q_1	Q_1	Q
0	0	1	1	0
1	0	1	1	0
0	1	1	1	0
1	1	0	0	1

Universal Logic Gates: NAND and NOR




NAND = AND + NOT




NOR = OR + NOT

A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates


Original gate:





NAND:



NOR:





Universal Logic Gates: NAND and NOR





A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates

Original gate:





...

NAND:





NOR:



How to Prove the Equivalence of Logic Circuits?

Way 1: Truth Tables




A	B	$Q=AB$
0	0	0
1	0	0
0	1	0
1	1	1


A	B	Q_1	Q_2	Q
0	0	1	1	0
1	0	0	1	0
0	1	1	0	0
1	1	0	0	1

How to Prove the Equivalence of Logic Circuits?

Way 1: Truth Tables



A	B	Q=AB
0	0	0
1	0	0
0	1	0
1	1	1




A	B	Q₁	Q₂	Q
0	0	1	1	0
1	0	0	1	0
0	1	1	0	0
1	1	0	0	1

Way 2: Boolean Algebra Laws


Name	AND Form	OR Form
Identity Law	$1A = A$	$0 + A = A$
Null Law	$0A = 0$	$1 + A = 1$
Idempotent Law	$AA = A$	$A + A = A$
Inverse Law	$AA' = 0$	$A + A' = 1$
Commutative Law	$AB = BA$	$A + B = B + A$
Associative Law	$(AB)C = A(BC)$	$(A + B) + C = A + (B + C)$
Distributive Law	$A+BC = (A + B) (A + C)$	$A(B + C) = AB + AC$
Absorption Law	$A(A + B) = A$	$A + AB = A$
De Morgan's Law	$\overline{AB} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A} \overline{B}$

Multiplexer (or Selecting circuit) Example of a Combinational Logic Circuit




Based on the signals of control pins,
Multiplexor sets its output to one of its inputs

Multiplexor (or Selector): an Example of a Combinational Logic Circuit




Based on the signals of control pins,
sets its output to one of its inputs


Sample Implementation of a 2-to-1 Multiplexor



Sample Implementation of a 2-to-1 Multiplexor




Sample Implementation of a 2-to-1 Multiplexor



Verification of
the implementation correctness:

I_1	I_2	S	Q
0	0	0	0
1	0	0	1
0	1	0	0
1	1	0	1
0	0	1	0
1	0	1	0
0	1	1	1
1	1	1	1


Demultiplexor



n control pins
(selector signals)


Based on the signals of control pins,
Demultiplexor sends its input to one of its outputs

Demultiplexor




n control pins
(selector signals)

Based on the signals of control pins,
Demultiplexor sends its input to one of its outputs



Modifications to the Decoder:


- 1) We keep only control pins, and remove input pin Q ;



Modifications to the Decoder:

- 1) We keep only control pins, and remove input pin Q ;
- 2) We set to "1" the output pin, which corresponds to the values of control pins;


Decoder



Modifications to the Decoder:

- 1) We keep only control pins, and remove input pin Q ;
- 2) We set to "1" the output pin, which corresponds to the values of control pins;
- 3) We change the shape to a rectangle

Decoder




Modifications to the Decoder:

- 1) We keep only control pins, and remove input pin Q;
- 2) We set to "1" the output pin, which corresponds to the values of control pins;
- 3) We change the shape to a rectangle


Multiplexor

Sets a specific output to one of its inputs, based on selector signals (all other output pins are typically set to "0")




Demultiplexor

Sends input signal to one of its multiple outputs, based on the selector signals (all other outputs typically remain "0")




Decoder

Sets to "1" exactly one output pin, which corresponds to the signals of input pins; All other pins are set to "0"




Encoder

The opposite function of an encoder; Only one input pin is assumed to be "1", while all others – "0"




Propagation Delay

There is ALWAYS a time delay between the change of input signals, and the update of an output signal



Critical Path and Propagation Delay

There is ALWAYS a time delay between the change of input signals, and the update of an output signal



Combinational Logic Circuit


Combines input signals and outputs the result;

Implemented by using logic gates, such as AND, OR, NOT, NAND, etc.


Does not use memory elements (registers);

Typical use: arithmetic operations


Types of Logic Circuits for CPU Components



Types of Logic Circuits for CPU Components



Sequential Logic = Combinational Logic + Memory Units



Sequential vs. Combinational Logic Circuits

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements

Sequential vs. Combinational Logic Circuits

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well

Sequential vs. Combinational Logic Circuits

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow

Sequential vs. Combinational Logic Circuits

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow
Implementation Complexity	Simple	Complex

Sequential vs. Combinational Logic Circuits

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow
Implementation Complexity	Simple	Complex
Typical Use Cases	Arithmetic and boolean operations	Data storage

Sequential vs. Combinational Logic Circuits

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow
Implementation Complexity	Simple	Complex
Typical Use Cases	Arithmetic and boolean operations	Data storage
Examples	Multiplexor / Demultiplexor Encoder / Decoder	Flip-flop Latches

Sequential vs. Combinational Logic Circuits

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow
Implementation Complexity	Simple	Complex
Typical Use Cases	Arithmetic and boolean operations	Data storage
Examples	Multiplexor / Demultiplexor Encoder / Decoder	Flip-flop Latches