Computer Architecture Computer Engineering Track Tutorial 11

The Discussion of the Midterm Exam Questions

Artem Burmyakov, Muhammad Fahim, Alexander Tormasov

November 12, 2020



C program instruction to be translated:

$$f = (g + h) - (i - 7)$$

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

$$$s0$$
 $$s1$ $$s2$ $$s3$ $f = (g + h) - (i - 7)$

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

\$s0 \$s1 \$s2 \$s3

$$f = (g + h) - (i - 7)$$

\$t0 \$t1

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

\$s0 \$s1 \$s2 \$s3

$$f = (g + h) - (i - 7)$$
\$t0 \$t1

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

\$s0 \$s1 \$s2 \$s3

$$f = (g + h) - (i - 7)$$

\$t0 = \$\frac{\$\pmathbf{t}}{2} + \frac{\$\pmathbf{t}}{2} \quad \$\pmathbf{t} \\ \$\pmathbf{t} = \frac{\$\pmathbf{t}}{2} + \pmathbf{t} =

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:


\$s0 \$s1 \$s2 \$s3

$$f = (g + h) - (i - 7)$$

\$t0 = \$s1 + \$s2 \$t1 = \$s3 + (-7)
\$s0 = \$t0 - \$t1

All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes


All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes




("register", or "regular")

32 bits (1 MIPS word, a total instruction length)


All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes



All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes




All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes




binary instruction representation


All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes



All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes




("register", or "regular")




2 input arguments: one is in a register with its number specified in "rs" field, while the second argument is constant, specified in the last field

All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes



All MIPS instructions are 32 bit long in their binary representation; The difference is in the number of fields, their meaning, and sizes



Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

opcode	rs	rt	rd shamt funct		funct	
opcode	rs	rt	constant or address			
opcode	rs	rt	rd shamt fun		funct	

(6 fields, R-type)

(3 fields, I-type)

(6 fields, R-type)

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0	pcode	rs	rt	rd	shamt	funct	add	\$t0,	\$s1,	\$s2
---	-------	----	----	----	-------	-------	-----	-------	-------	------

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

MIPS instruction	Opcode	Funct
add	0	32
sub	0	34
addi	8	N/A

Step 4:

Convert MIPS instructions into decimal format:



Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

MIPS instruction	Opcode	Funct
add	0	32
sub	0	34
addi	8	N/A

Step 4:

Convert MIPS instructions into decimal format:



Instruction "add" corresponds to opcode 0, and function code equal to 32

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

MIPS instruction	Opcode	Funct					
add	0	32					
sub	0	34					
addi	8	N/A					

 I-type instructions do not have "funct" field, but differ in opcode values

All *R*-type instructions share opcode "0", but differ in function codes ("funct")

Step 4:

Convert MIPS instructions into decimal format:

0	rs rt	rd	shamt	32	add	\$t0, \$s1, \$s2
---	-------	----	-------	----	-----	------------------

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:


add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:



Place the numbers of registers \$s1 and \$s2 into fields "rs" and "rt", respectively; these numbers are taken from MIPS specification

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

Register Name	Register Number		
\$t0	8		
\$t1	9		
\$s0	16		
\$s1	17		
\$s2	18		
\$s3	19		

Step 4:

Convert MIPS instructions into decimal format:

0	rs	rt	rd	shamt	32	add	\$t0, \$s1, \$s2
		~					

Place the numbers of registers \$s1 and \$s2 into fields "rs" and "rt", respectively; these numbers are taken from MIPS specification

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)


sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

Register Name	Register Number
\$t0	8
\$t1	9
\$s0	16
\$s1	17
\$s2	18
\$s3	19

Step 4:

Convert MIPS instructions into decimal format:



Registers \$s1 and \$s2 correspond to numbers 17 and 18, respectively

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)


sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

Register Name	Register Number
\$t0	8
•	_
\$t1	9
\$s0	16
\$s1	17
\$s2	18
\$s3	19

Step 4:

Convert MIPS instructions into decimal format:



Registers \$s1 and \$s2 correspond to numbers 17 and 18, respectively

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

Register Name	Register Number
\$t0	8
\$t1	9
\$s0	16
\$s1	17
\$s2	18
\$s3	19

Step 4:

Convert MIPS instructions into decimal format:

0	17	18	rd	shamt	32	add	\$t0, \$s1, \$s2
---	----	----	----	-------	----	-----	------------------

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)


sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

Register Name	Register Number
\$t0	8
\$t1	9
\$s0	16
\$s1	17
\$s2	18
\$s3	19

Step 4:

Convert MIPS instructions into decimal format:



Destination register \$t0 corresponds to number 8

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)


sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

Register Name	Register Number
\$t0	8
\$t1	9
\$s0	16
\$s1	17
\$s2	18
\$s3	19

Step 4:

Convert MIPS instructions into decimal format:



Destination register \$t0 corresponds to number 8

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0 17 18 8 shamt 32 add \$t0, \$s1, \$s2

Whenever field "shamt" is unused, it is reset to 0

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0 17 18 8 0 32 add \$t0, \$s1, \$s2

Whenever field "shamt" is unused, it is reset to 0

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0	17	18	8	0	32				
opcode	rs	rt	constant or address						
opcode	rs	rt	rd shamt fund						

addi \$t1, \$s3, -7

sub \$s0, \$t0, \$t1

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

From MIPS processor specification:

Register Name	Register Number
\$t0	8
\$t1	9
\$s0	16
\$s1	17
\$s2	18
\$s3	19

MIPS instruction	Opcode	Funct
add	0	32
sub	0	34
addi	8	N/A

...

Step 4:

Convert MIPS instructions into decimal format:

0	17	18	8	8 0 32						
8	19	9		-7						
0	16	8	9 0 34							

add \$t0, \$s1, \$s2

...

addi \$t1, \$s3, -7

sub \$s0, \$t0, \$t1

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0	17	18	8	8 0 32						
8	19	9		-7						
0	16	8	9 0 34							

\$s0 \$s1 \$s2 \$s3

$$f = (g + h) - (i - 7)$$

\$t0 \$t1

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0	17	18	8 0 32						
8	19	9	-7						
0	16	8	9 0 34						

Program Translation: From C to MIPS Binary

\$s0 \$s1 \$s2 \$s3

$$f = (g + h) - (i - 7)$$

\$t0 \$t1

Step 5:

Convert instructions from decimal into binary representation:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:


Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

sub \$s0, \$t0, \$t1 (R-type)

Program Translation: From C to MIPS Binary




Step 4:

Convert MIPS instructions into decimal format:

0 17	18	8	0	32
------	----	---	---	----

Step 5:

Convert instructions from decimal into binary representation:



Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)


sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0 17	18	8	0	32
------	----	---	---	----

Program Translation: From C to MIPS Binary



Step 5:

Convert instructions from decimal into binary representation:

0 0 0 0 0 0 1	0 0 0 1				
---------------	---------	--	--	--	--

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)


sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0	17 18	8	0	32
---	--------------	---	---	----

Program Translation: From C to MIPS Binary



Step 5:

0	0	0	0	0	0	1	0	0	0	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)


sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0	17	18	8	0	32
8	19	9		-7	
0	16	8	9	0	34

Program Translation: From C to MIPS Binary



Step 5:

0	0	0	0	0	0	1	0	0	0	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	0	1	0	0	0	1	0	0	1	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1
0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0	1	0

Program Translation: From C to MIPS Binary

Step 1:

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

\$s0 \$s1 \$s2 \$s3 f = (g + h) - (i - 7)\$t0 \$t1

 $(-7)_{\text{decimal}} = (111111111111111001)_{\text{binary}}$

Step 4:

Convert MIPS instructions into decimal format:

0	17	18	8	0	32
8	19	9		-7	
0	16	8	9	0	34

Step 5:

0	0	0	()	0	0	1	0	0	0	1	1	0	0	1	0	0	1	0	0	9	0	0	0	0	0	1	0	0	0	0	0
0	0	1	. (0	0	0	1	0	0	1	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1
0	0	C	(0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0	1	0

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Assign temporary registers \$t0, \$t1 to hold temporary results

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)


sub \$s0, \$t0, \$t1 (R-type)

Step 4:

Convert MIPS instructions into decimal format:

0	17	18	8	0	32
8	19	9		-7	
0	16	8	9	0	34

Program Translation: From C to MIPS Binary



Step 5:

0	0	0	0	0	0	1	0	0	0	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	0	1	0	0	0	1	0	0	1	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1
0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0	1	0

Assign registers, e.g. \$s0,..., \$s3, to program variables f, g, h, and i, respectively

Step 2:

Step 3:

Convert the C instruction on the right into the following 3 MIPS instructions:

add \$t0, \$s1, \$s2 (R-type)

addi \$t1, \$s3, -7 (I-type)

sub \$s0, \$t0, \$t1 (R-type)

Assign temporary registers \$t0, \$t1 to hold temporary results

\$s0 \$s1 \$s2 \$s3 f = (g + h) - (i - 7)\$t0 \$t1

Program Translation: From C to MIPS Binary


Step 4:


Convert MIPS instructions into decimal format:


0	17	18	8	0	32
8	19	9		-7	
0	16	8	9	0	34


Step 5:


0	0	0	0	0	0	1	0	0	0	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	0	1	0	0	0	1	0	0	1	1	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1
0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0	1	0















Multiplexor

Sets a specific output to one of its inputs, based on selector signals (all other output pins are typically set to "0")


Up to 2^n input pins



Demultiplexor


Decoder

Sets to "1" exactly one output pin, which corresponds to the signals of input pins; All other pins are set to "0"




Encoder

The opposite function of a decoder; Only one input pin is assumed to be "1", while all others – "0"




X-to-1 Multiplexer


Based on the values of its n selector (control) pins, a multiplexer sets the value of its output Q to the value of one of its $X \leq 2^n$ inputs



1-to-Y Demultiplexer


Based on the values of its m selector pins, a demultiplexer outputs its input value Q at one of its $Y \leq 2^m$ output pins, while all other output pins are set to 0s







X-to-*Y* Multiplexer:

Chooses one of its X input pins, and outputs its value at one of its Y output pins, while all other output pins are reset to 0s (usually)




2-to-1 Multiplexer by Using NAND Gates







The number of logic gates increases significantly with the number of input pins




2-to-4 Decoder by Using NAND Gates




4-to-2 Encoder is an inverted diagram of the one above




2-to-4 Decoder by Using NAND Gates



4-to-2 Encoder is an inverted diagram of the one above



2-to-4 Decoder by Using NAND Gates



4-to-2 Encoder is an inverted diagram of the one above

The implementation of a X-to-Y decoder (or encoder) uses significantly less logic gates, and is expected to have a lower propagation delay

