# Computer Architecture Computer Engineering Track Tutorial 08

# The Revision of Selected Topics II:

# Latches and Flip-Flops Synchronous and Asynchronous Circuits


Artem Burmyakov, Muhammad Fahim, Alexander Tormasov

October 22, 2020



#### Clock Generator (Oscillator)


An electronic device, producing a periodic clock signal



Clock oscillator – a physical device, that converts direct current (DC) from a power supply into an alternating periodic signal Oscillation – a repetitive variation, typically in time, of some measure between two or several values


#### Clock Generator (Oscillator)


An electronic device, producing a periodic clock signal



Clock oscillator – a physical device, that converts direct current (DC) from a power supply into an alternating periodic signal Oscillation – a repetitive variation, typically in time, of some measure between two or several values


# Clock Signal Terminology






#### **Edge-Triggered**:


a circuit is activated either on a raising or a falling edge



#### **Edge-Triggered**:

a circuit is activated either on a raising or a falling edge






or deasserted

#### Edge-Triggered:

a circuit is activated either on a raising or a falling edge




Level-Triggered:

a circuit is activated either when clock signal is asserted, or deasserted

# Characteristics of a Rectangular Clock Signal

 $T_{\scriptscriptstyle C}$  - clock cycle time, or period, or cycle length

$$F_c={}^1\!\!/_{T_c}$$
 - clock frequency



Clock frequency sets the tempo for the processor to execute instructions


Common characteristicts for modern general-purpose CPUs:

 $T_c$  - a few nanoseconds,  $\sim 10^{-9}$  sec


 $F_c$  - a few gigahertz, 2-3 GHz

# **Clock Signal Variations**


(A waveform generator is used to control the form of a clock wave signal)



# The Recap on Latch: a circuit to store one bit of information





S	R	Q
1	0	1
0	1	0
0	0	Q <sup>prev</sup>
1	1	Illegal inputs




# The Recap of a Transparent S/R Latch

(Transparent = the change of inputs triggers immediately the update of the output)








The Recap of a Transparent S/R Latch



















Various problems might be caused by unpredicted propagation delays, such as an invalid state for a transparent S/R latch






























































Transformation of an Asynchronous Latch into a Synchronous Flip-Flop Step 3: Adding another latch ("slave") with 2 "AND" gates  $\mathcal{S}'$ S''Step 2: Adding "AND" gates, to propagate "S" and "R" at asserted clock states only  $Q^{\text{Final}}$ QR  $R^{\prime\prime}$ R'Step 1: Slave Latch Master Latch CLKThe inclusion of a clock generator


Clock generator
















#### Transformation of an Asynchronous Latch into a Synchronous Flip-Flop




#### State-Transition Diagram for a Latch



A reversable state?

# State-Transition Diagram for a Latch



Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger		
Clock Presence		
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	
Clock Presence		
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence		
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence		Clock governs the entire circuit activity
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)		
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)		Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence		
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence		Used
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed		
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption		
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	
Logical Complexity, Size (the number of elements)		
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	Higher  (e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)		
Sample Use Cases		


Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	Higher  (e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)	Simpler, smaller (Note: an asynchronous circuit might behave as a synchronous, but at the price of a higher hardware implementation complexity)	
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	Higher  (e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)	Simpler, smaller (Note: an asynchronous circuit might behave as a synchronous, but at the price of a higher hardware implementation complexity)	More complex, larger
Sample Use Cases		

Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	Higher  (e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)	Simpler, smaller (Note: an asynchronous circuit might behave as a synchronous, but at the price of a higher hardware implementation complexity)	More complex, larger
Sample Use Cases		Register files; Most of the circuits containing memory elements


Characteristic	Asynchronous (like S/R latch)	Synchronous (like Flip-Flop)
Output Update Trigger	Any change of one of the inputs	A clock signal, together with other input signals
Clock Presence	No clock present	Clock governs the entire circuit activity
Reliability (for result correctness)	Less reliable (prone to incorrect result, subject to propagation delays)	Reliable (guarantees a correct result, independently of propagation delays)
Memory Element Presence	Not used	Used
Operation Speed	Faster (no clock signal for synchronisation delay is used)	Slower (due to overpessimistic synchronisation delays)
Power Consumption	Lower	Higher  (e.g. due to the presence of flip-flops, consuming power for data storage)
Logical Complexity, Size (the number of elements)	Simpler, smaller (Note: an asynchronous circuit might behave as a synchronous, but at the price of a higher hardware implementation complexity)	More complex, larger
Sample Use Cases	Arithmetic-Logic Unit (ALU); Small fast peripheral circuits supporing CPU operation	Register files; Most of the circuits containing memory elements

#### **Digital Circuits Classification**




#### **Propagation Delay**

There is ALWAYS a time delay between the change of input signals, and the update of an output signal



#### Critical Path and Propagation Delay

There is ALWAYS a time delay between the change of input signals, and the update of an output signal



#### Critical Path and Propagation Delay

There is ALWAYS a time delay between the change of input signals, and the update of an output signal

