## Computer Architecture. Week 8

### Muhammad Fahim, Alexander Tormasov

Innopolis University

 $m.fahim@innopolis.ru\\ a.tormasov@innopolis.ru$ 

October 22, 2020

inviopolis

• Arithmetic for Computers

# Topic of the tutorial

• Arithmetic for Computers (Assembly Part)

- MIPS Arithmetic Operation Summary
- Floating point operations
- Exercises

### Content of the class

- Recap: Numbers
- Detecting and Effects of Overflow and Underflow
- Bitwise and Shift Instructions
- Load and Storing bytes
- Multiplication and Division
- Floating Point Numbers and Problems
- Fast Computation: MIMD and SIMD
- Conversion Issues

## Recap: Numbers

- Computer words are composed of bits (Bits are just bits)
  - No inherent meaning
- It gets more complicated when:
  - Numbers are finite (overflow)
  - Fractions and real numbers
  - Negative numbers
- Today our discussion contains the concept of "exceptions"
  - An exception can change the expected control flow in a program
  - This is important in understanding MIPS arithmetic instructions

## Premise on Exceptions, Interrupts and Trap

- Exception: a change in execution caused by a condition that occurs within the processor. It is logical issue not related to the hardware.
  - Segmentation fault (access outside program boundaries)
  - Bus error
  - Divide by 0
  - Overflow
  - Page fault (virtual memory...)
- Interrupt: a change in execution caused by an external event
  - Devices: disk, network, keyboard, etc.
  - Clock for time-sharing (multitasking)
  - These are useful events, must do something when they occur.
- Trap: a user-requested exception
  - Operating system call (syscall)
  - Breakpoints (debugging mode)

## Premise on Exceptions, Interrupts and Trap

- Exceptions are rare events that are triggered by the hardware and force the processor to execute an exception handler.
- The fact that this event is triggered by the hardware and is not explicitly scheduled in the code.
- Exceptions are part of the ISA specification and must be supported by any hardware implementation.
- Exceptions may be caused by an instruction, by external interrupts, or by hardware malfunctions.
- More details about this topic will be delivered in Operating System course

## Overflow

- Overflow (result too large for finite computer word):
  - For Example: adding two signed n-bit numbers does not yield an n-bit number

 Note: Overflow term is somewhat misleading, it does not mean a carry "overflowed" - (Signed Overflow)

## **Detecting Overflow**

### We are discussing signed numbers.

• Sequence of bits can be treated as signed and unsigned numbers.

#### No overflow

- When adding a positive and a negative number
- When signs are the same for subtraction

### Overflow occurs when the value affects the sign:

- when adding two positives yields a negative
- or, adding two negatives gives a positive
- or, subtract a negative from a positive and get a negative
- or, subtract a positive from a negative and get a positive

### Effects of Overflow

#### When an overflow occurs:

- An exception is raised
  - The control jumps to predefined address for exception
  - The interrupted address is saved for possible resumption
- Don't always want to detect overflow
  - The MIPS instructions ignore overflow addu, addiu, subu
  - Note: sltu, sltiu for unsigned comparisons

## x86 Architecture and Overflow (1/2)

- An exception is also raised when a floating point operation overflow (or underflow)
- x86 platforms provide status flags that record the occurrence of floating point exceptions

# x86 Architecture and Overflow (2/2)

• The overflow flag is set when the signed result of an operation is invalid or out of range.

- The two examples are identical at the binary level because 7Fh equals +127.
- To determine the value of the destination operand, it is often easier to calculate in hexadecimal.

## Dealing with Overflow

- Some languages (e.g., C) ignore overflow
  - MIPS uses addu, addiu, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
  - MIPS uses add, addi, sub instructions
  - On overflow, invoke exception handler
    - Save PC in exception program counter (EPC) register
    - Jump to predefined handler address
    - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

## Underflow

- Underflow is a condition which occurs in a computer or similar device when a mathematical operation results in a number which is smaller than what the device is capable of storing.
- It is the opposite of overflow, which relates to a mathematical operation resulting in a number which is bigger than what the machine can store.
- Similar to overflow, underflow can cause significant errors.

## Remarks

- Overflow occurs when there is a mistake in arithmetic due to the limited precision in computers.
- Example (4-bit unsigned numbers):

• But we don't have room for  $5^{th}$ -bit, so the solution would be 0010, which is +2, and wrong.

## Underflow – Example

```
#include <stdio.h>
int main(void) {
    printASCII(65);
    printASCII(-200);
    return 0;
}
void printASCII(char number) {
    printf("%d\t", number);
    printf("%c\n", number);
}
```

#### Output

65 A

56 8

### Explanation

If the limit of char type is -128 to 127 then assigning -200 would result underflow and the output would be printed as 56 [127 - (-200 - -128)+1] and equivalent character to 56 is '8'.

## Interpreting Bit Patterns

- One of the most important things to remember is that bit patterns have different meanings under different representations!
  - As a six-bit unsigned number, 101101 denotes 45 in decimal.
  - But as a two's complement number, 101101 denotes –19 in decimal.

## Interpreting Bit Patterns – Example

```
main()
{
    int x = 0xFFFFFFFF; // 32-bit integers
    printf("x=%d\n", x); // Signed; prints -1
    printf("x=%u\n", x); // Unsigned; prints 4294967295
}
```

• The above program prints the same data (0xffffffff) twice, but under different interpretations.

## Unsigned Inequalities

• Just as unsigned arithmetic instructions:

addu, subu, addiu

(really "don't overflow" instructions)

... there are unsigned inequality instructions:

sltu, sltiu

which mean unsigned comparison:

0x80000000 < 0x7FFFFFFF signed (slt, slti) 0x80000000 > 0x7FFFFFFF unsigned (sltu,sltiu)

# Bitwise Operations (1/2)

- Up until now, we have considered instructions viewing contents of registers as a single quantity
  - arithmetic (add, sub, addi),
  - memory access (lw and sw), and
  - branches and jumps (jal, j).

**Note:** We already discussed in the previous lecture

- New Perspective: view contents of register as 32 bits rather than as a single 32-bit number
- There are instructions:
  - viewing the register as two portions of 16 bits, e.g., lui
    - lui: "load upper immediate",
    - "upper" meaning the upper 16 bits
    - "immediate" meaning that you are giving it a literal value.
  - For Example: lui \$r, 1000
  - Explanation: Moves the number 1000 into the top 16 bits of register and zeros all the other bits r

- A mask is data that is used for bitwise operations, particularly in a bit field.
- Using a mask, multiple bits in a byte, nibble, word etc. can be set either on, off or inverted from on to off (or vice versa) in a single bitwise operation.
- For Example
  - Masks are used with IP addresses

## Uses of Logical Operators (1/4)

- Note that ANDing a bit with 0 produces a 0 while ANDing a bit with 1 produces the original bit.
- This can be used to create a mask.

### • For Example:

1011 0110 1010 0100 0011 1101 1001 1010 0000 0000 0000 0000 0000 1111 1111 1111

### • The result of ANDing:

0000 0000 0000 0000 0000 1101 1001 1010

## Uses of Logical Operators (2/4)

- Example Explanation: The second bit-string in the example is called a mask. It is used to isolate the rightmost 12 bits of the first bit-string by masking out the rest of the string (i.e., setting it to all 0s).
- Thus, the AND operator can be used to set certain portions of a bit-string to 0s, while leaving the rest alone.
- In particular, if the first bit-string in the above example were in \$t0, then the following instruction would mask it:

andi \$t0, \$t0, 0xFFF

- Similarly, note that ORing a bit with 1 produces a 1 at the output, while ORing a bit with 0 produces the original bit.
- This can be used to force certain bits of a string to 1s.
- For example, if \$t0 contains 0x12345678, then after this instruction:

ori \$t0, \$t0, OxFFFF

• ... \$t0 contains 0x1234FFFF (e.g. the high-order 16 bits are untouched, while the low-order 16 bits are forced to 1s).

## Uses of Logical Operators (4/4)

- An IP address has two components, the network address and the host address.
  - A subnet mask separates the IP address into the network and host addresses
  - The network bits are represented by the 1's in the mask, and the host bits are represented by 0's.
  - Performing a bitwise logical AND operation on the IP address with the subnet mask produces the network address.

#### For Example

# Shift Instructions (1/2)

- MIPS shift instructions:
  - sll (shift left logical):
    - It shifts left and fills with 0s
  - srl (shift right logical):
    - It shifts right and fills with 0s
    - It can be used to divide unsigned numbers by the power of 2
  - sra (shift right arithmetic):
    - It shifts right and fills sign extending
    - It can be used to divide signed numbers by the power of 2

Note: We already talked about shift instructions in previous lectures.

- Move (shift) all the bits in a word to the left or right by a number of bits.
- Example: Shift right logical by 8 bits

  0001 0010 0011 0100 0101 0110 0111 1000

  0000 0000 0001 0010 0011 0100 0101 0110
- Example: Shift right arithmetic by 8 bits (+ number)

  0001 0010 0011 0100 0101 0110 0111 1000

  0000 0000 0001 0010 0011 0100 0101 0110
- Example: Shift right arithmetic by 8 bits (- number)

  1001 0010 0011 0100 0101 0110 0111 1000

  1111 1111 1001 0010 0011 0100 0101 0110

# Uses of Shift Instructions (Masking)

• Let us assume that in \$t0 we have the following content – in brown we have what we want to isolate:

0001 0010 0011 0100 0101 0110 0111 1000

We can use:

```
sll $t0, $t0, 16
srl $t0, $t0, 24
```

# Loading and Storing bytes (1/2)

- The MIPS instruction set includes dedicated load and store instructions for accessing memory.
- MIPS uses indexed addressing to refer memory.
  - The address operand specifies a signed constant and a register.
  - These values are added to generate the effective address.
- The MIPS **load byte** instruction 1b transfers one byte of data from main memory to a register.

1b 
$$$t0, 20($a0)$$
 #  $$t0 = Memory[$a0 + 20]$ 

• The **store byte** instruction **sb** transfers the lowest byte of data from a register into main memory.

## Loading and Storing bytes (2/2)

- o load byte: 1b
- load byte unsigned: 1bu
- For Example:
  - Read OxFE and to extend it from 8 to 32 bits
    - 1b sign-extends to OxFFFFFFE (-2 decimal)
    - lbu 0-extends to 0x000000FE (254 decimal)

## Loading and Storing Words

 You can also load or store 32-bit quantities – a complete word instead of just a byte – with the lw and sw instructions.

```
lw $t0, 20($a0) # $t0 = Memory[$a0 + 20]
sw $t0, 20($a0) # Memory[$a0 + 20] = $t0
```

- Most programming languages support several 32-bit data types.
  - Integers
  - Single-precision floating-point numbers
  - Memory addresses, or pointers
- We'll assume words are the basic unit of data.

## Multiplication

- In MIPS, we multiply registers, so:
  - 32-bit value  $\times$  32-bit value = 64-bit value
- Syntax of multiplication (signed):
  - mult r1, r2
  - where
    - r1 and r2 are the two 32 bits registers holding the two operands
  - The 64 bits output is stored in two special registers:
    - hi for the upper half
    - lo for the lower half
  - Next Step (legacy instructions): Move the result of a multiplication into a general purpose register:
    - mfhi to move the upper half in another register
    - mflo to move the lower half in another register

## Multiplication – Example

```
• Example: in Java: a = b * c;
```

#### In MIPS・

Let b be \$s2; let c be \$s3; and let a be \$s0 and \$s1 (since it may be up to 64 bits)

#### Remarks

- The modern MIPS assembly mostly use mul instead of mult.
- The mul pseudo instruction makes it look as if MIPS has a 32-bit multiply instruction that places its 32-bit result.
- The bits of hi are not examined nor saved.
- There is no overflow checking.

### Division

- MIPS syntax of division (signed):
  - o div register1, register2
  - Divides 32-bit values in register 1 by 32-bit value in register 2:
    - puts remainder of division in hi
    - puts quotient of division in lo

• Notice that this can be used to implement both the division operator (/) and the modulo operator (%)

#### Division – Example

• Example: in Java

```
a = c / d;
b = c % d:
```

• In MIPS:

- Remarks
  - Logical instructions are faster as compared to arithmetic operations.
  - For Example: When we do multiplication, compiler automatically converts into shift instructions.
  - Reason: Shift takes less cycles as compared to mult.

#### Unsigned Instructions and Overflow

- MIPS also has versions of these two arithmetic instructions for unsigned operands: multu and divu
- Determines whether or not the product and quotient are changed if the operands are signed or unsigned.
- MIPS does not check overflow on ANY signed/unsigned multiply, divide instructions
- Up to the software to check hi

# 32/64-bit Instructions for Multiply and Divide

Mnemonic	Instruction	Defined in MIPS ISA
MUL	Multiply word, Low part, signed	MIPS32 Release 6
MUH	Multiply word, High part, signed	MIPS32 Release 6
MULU	Multiply word, How part, Unsigned	MIPS32 Release 6
MUHU	Multiply word, High part, Unsigned	MIPS32 Release 6
DMUL	Multiply doubleword, Low part, signed	MIPS64 Release 6
DMUH	Multiply doubleword, High part, signed	MIPS64 Release 6
DMULU	Multiply doubleword, How part, Unsigned	MIPS64 Release 6
DMUHU	Multiply double word, High part, Unsigned	MIPS64 Release 6
DIV	Divide words, signed	MIPS32 Release 6
MOD	Modulus remainder word division, signed	MIPS32 Release 6
DIVU	Divide words, Unsigned	MIPS32 Release 6
MODU	Modulus remainder word division, Unsigned	MIPS32 Release 6
DDIV	Divide doublewords, signed	MIPS64 Release 6
DMOD	Modulus remainder doubleword division, signed	MIPS64 Release 6
DDIVU	Divide doublewords, Unsigned	MIPS64 Release 6
DMODU	Modulus remainder doubleword division, Unsigned	MIPS64 Release 6

#### Floating Point Instructions

- Separate floating point instructions:
  - Single Precision: add.s, sub.s, mul.s, div.s
  - Double Precision: add.d, sub.d, mul.d, div.d
- These instructions are far more complex than their integer counterparts, so they can take much longer to execute.

# Floating Point Problems (1/2)

- The chosen sizes of exponent and significand give MIPS computer arithmetic an extraordinary range.
- But, it is still possible for numbers to be too large.
- Thus, overflow interrupts can occur in floating-point arithmetic.
- Overflow means that the exponent is too large to be represented in the exponent field.

# Floating Point Problems (2/2)

• Smallest positive single precision normalized number:

$$1.0000\ 0000\ 0000\ 0000\ 0000\ 000_2\ \times\ 2^{-126}$$

- Any positive number that is smaller than above number can raise exception.
- This situation occurs when the negative exponent is too large to fit in the exponent field.
- This situation is called **underflow**.

#### Solution

• One way to reduce the chances of underflow or overflow is to have another format with a larger exponent: **double precision** 

# Floating Point Problems – Example

```
#include <stdio.h>
int main(void) {
    checker (1.0e1);
    checker (1.0e10);
    checker (100)
    return 0;
void checker(float a)
        float b = 1.0/a;
        float c = a + b;
        if (c > a)
         printf("Bigger\n");
        else
         printf("Equal\n");
```

#### Output:

- First function call result: Bigger
- Second function call result: Equal (because b becomes zero)
- Third function call result: Bigger

#### Architectural Issues

- It is inefficient to have different instructions taking vastly differing amounts of time.
- Generally, a particular piece of data will not change from FP to int, or vice versa, within a program. So only one type of instruction may be used on it.
- Performing fast floating point operations requires lots of hardware as compared to integers.
- Solution: In the end of 1980, computers actually contained multiple separate chips:
  - Processor: handles all the normal stuff
  - Coprocessor 1: handles floating point operations
- Today, most CPUs contain the floating point co-processor inside it.

#### Fast Computation with Parallelism

- Goal: We want to do fast computation.
- We can go fast with multiple processors.

## Multiple Instruction Multiple Data (MIMD)

- MIMD contains multiple fully-featured, independent processing cores, whether they are on the same chip (multi-core) or different ones (multi-processor).
- For Example: each unit has separate set of instructions. One may be adding, another multiplying, yet another evaluating a branch condition, and so on.
- This makes more difficult to architect the solution
- For Example
  - Computers with multiple CPUs or single CPUs with dual cores are examples of MIMD architecture.
  - Hyper-threading also results in a certain degree of MIMD performance as well.

# Single Instruction Multiple Data (SIMD)

- The MIPS SIMD Architecture (MSA) technology incorporates a software-programmable solution into the CPU.
- All parallel units share the same instruction on different data elements.
- This programmable solution increased the system flexibility.

#### For Example

- Current generation mobile and home entertainment devices must deliver extremely high-quality audio, video, image, and graphics performance in order to be competitive.
- These advanced processing requirements are optimized and accelerated with SIMD
- It is an important technology for modern CPU designs that improves performance.

## Tensor Processing Unit (TPU)

- The tensor processing unit was announced in May 2016 at Google I/O
- The chip has been specifically designed for Google's TensorFlow framework, a library which is used for machine learning applications such as neural networks
- However, Google still uses CPUs and GPUs for other types of machine learning.
- Other AI accelerator designs are appearing from other vendors also and are aimed at embedded and robotics markets.

#### Conversion Issues # 1

• Does converting a float → int → float result into the same float number?

## Converting float $\rightarrow$ int $\rightarrow$ float

```
if (i == (float)((int) i))
{
printf (''true'');
}
```

- Will **not** always print "true"
- Small floating point numbers (<1) don't have integer representations
- For other numbers, rounding errors

• Does converting a  $int \rightarrow float \rightarrow int$  result into the same intnumber?

## Converting $int \rightarrow float \rightarrow int$

```
if (f == ((int) (float) f))
{
printf (''true'');
}
```

- Will **not** always print "true"
- Large values of integers don't have exact floating point representations
- What about double?

# Summary

- Today we discussed about the underflow and overflow issues with respect to different architectures.
- We explore the loading and storing instructions.
- We learn about Masking and its importance.
- We talk about fast computation and parallelism.

# Acknowledgements

• This lecture was created and maintained by Muhammad Fahim, Giancarlo Succi and Alexander Tormasov