#### Computer Architecture Tutorial 3

# **Combinational and Sequential Logic Circuits**

Artem Burmyakov, Muhammad Fahim, Alexander Tormasov

September 17, 2020



#### A Boolean function

(introduced by George Boole)

A function taking one or multiple binary inputs and producing exactly one binary output

#### Examples:

$$A, B, C, D, F \in \{0,1\}$$

One notation:

$$F(A,B) = A * B$$
  
 $F(A,B,C) = A * B + C$   
 $F(A,B,C,D) = A * (B + C) + D$ 

Another notation:

$$F(A,B) = AND(A,B)$$

$$F(A,B,C) = OR(AND(A,B),C)$$

$$F(A,B,C,D) = OR(AND(A,OR(B,C)),D)$$

Many other notations are used as well


A Boolean function (introduced by George Boole)	A function taking one or multiple binary inputs and producing exactly one binary output
Truth table	A table specifying the output of a Boolean function for every combination of input values

### Truth table for function F = A \* B:


A	В	F = A * B
0	0	0
1	0	0
0	1	0
1	1	1

A Boolean function (introduced by George Boole)	A function taking one or multiple binary inputs and producing exactly one binary output
Truth table	A table specifying the output of a Boolean function for every combination of input values
A logic gate	A physical or abstract device implementing a Boolean function

#### Sample logic gates:




$$A \longrightarrow Q$$



A Boolean function (introduced by George Boole)	A function taking one or multiple binary inputs and producing exactly one binary output
Truth table	A table specifying the output of a Boolean function for every combination of input values
A logic gate	A physical or abstract device implementing a Boolean function
A logic circuit	A composition of logic gates, to perform a certain function

Sample logic circuit:




A Boolean function (introduced by George Boole)	A function taking one or multiple binary inputs and producing exactly one binary output
Truth table	A table specifying the output of a Boolean function for every combination of input values
A logic gate	A physical or abstract device implementing a Boolean function
A logic circuit	A composition of logic gates, to perform a certain function
An Integrated Circuit  (a monolythic integrated circuit, or chip, or microchip)	The antonym for a "discrete electrical circuit", that is a set of discrete electrical devices, which can be assembled and reassembled again;  Key advantages of integrated circuits over discrete ones:  Lower cost of manufacturing (for mass-production);  Performance (e.g. the propagation delay – to be discussed next);  Compact size  Used for CPU

Logic Gate	Symbolic Representation	Truth Table	
AND	$\frac{A}{B}$ AND $Q$	A B C	Q=AB
		0 0	0
		1 0	0
		0 1	0
		1 1	1


Logic Gate	Symbolic Representation Truth Table			
		A	В	Q=AB
	$\frac{A}{B}$ AND $Q$	0	0	0
AND		1	0	0
		0	1	0
		1	1	1
		Α	В	Q=A+B
	$A \longrightarrow Q$ $B \longrightarrow Q$	0	0	0
OR		1	0	1
		0	1	1
		1	1	1

Logic Gate	Gate Symbolic Representation Truth Table			
		A	В	Q=AB
	$A \longrightarrow a$	0	0	0
AND	Q AND $Q$	1	0	0
	B AND	0	1	0
		1	1	1
	A	Α	В	Q=A+B
		0	0	0
OR	$A \longrightarrow Q$	1	0	1
	B OR $C$	0	1	1
		1	1	1
NOT	$A \longrightarrow Q$		<b>A</b> 0 0 1	<b>Q=A'</b> 1 0



#### Transistor is a fast switch:


If there is voltage at the Base terminal (Base = "1"), then current flows between Emitter and Collector; Otherwise (Base = "0"), there is no current



Note: Current direction depends on the transistor type (e.g. NPN or PNP)


#### Transistor is a fast switch:


If there is voltage at the Base terminal (B=1), then current flows between Emitter and Collector; Otherwise (B=0), there is no current




#### Transistor is a fast switch:

If there is voltage at the Base terminal (B=1), then current flows between Emitter and Collector; Otherwise (B=0), there is no current








Logic Gate	Symbolic Representation	Truth Table	Implementation with Transistors
AND	$\frac{A}{B}$ AND $Q$	A         B         Q=AB           0         0         0           1         0         0           0         1         0           1         1         1	$A \overset{10K}{\underset{\text{2N2222}}{\bigvee}} $ $B \overset{10K}{\underset{\text{4.7K}}{\bigvee}} Q = AB$
OR	$A \longrightarrow Q$ $B \longrightarrow Q$	A         B         Q=A+B           0         0         0           1         0         1           0         1         1           1         1         1	
NOT	$A \longrightarrow Q$	A         Q=A'           0         1           1         0	

Logic Gate	Symbolic Representation	Truth Table	Implementation with Transistors
AND	$\frac{A}{B}$ AND $Q$	A         B         Q=AB           0         0         0           1         0         0           0         1         0           1         1         1	$A \overset{10K}{\underset{\text{2N2222}}{\bigvee}} B \overset{10K}{\underset{\text{4.7K}}{\bigvee}} Q = AB$
OR	$A \longrightarrow Q$ $B \longrightarrow Q$	A         B         Q=A+B           0         0         0           1         0         1           0         1         1           1         1         1	$A \overset{10K}{\underset{\text{2N2222}}{\swarrow}}$ $B \overset{10K}{\underset{\text{4.7K}}{\swarrow}} Q = A + B$
NOT	$A \longrightarrow Q$	A         Q=A'           0         1           1         0	


Logic Gate	Symbolic Representation	Truth Table	Implementation with Transistors
AND	$\frac{A}{B}$ AND $Q$	A         B         Q=AB           0         0         0           1         0         0           0         1         0           1         1         1	$A \overset{\text{10K}}{\underset{\text{2N2222}}{\text{typ.}}} B \overset{\text{10K}}{\underset{\text{=}}{\text{0ut}}} Q = AB$
OR	$A \longrightarrow Q$ $B \longrightarrow Q$	A         B         Q=A+B           0         0         0           1         0         1           0         1         1           1         1         1	$A \stackrel{\text{10K}}{\rightleftharpoons} Q = A + B$
NOT	$A \longrightarrow Q$	A     Q=A'       0     1       1     0	$A \circ \xrightarrow{R} Q = A'$ Transistor Switch

# Selected Logic Gates




#### AND

A	В	Output
0	0	0
0	1	0
1	0	0
1	1	1




#### NAND

A	В	Output
0	0	1
0	1	1
1	0	1
1	1	0



#### OR

A	В	Output
0	0	0
0	1	1
1	0	1
1	1	1



#### NOR

A	В	Output
0	0	1
0	1	0
1	0	0
1	1	0

$$\frac{A}{B}$$
 Q


#### XOR


A	В	Output
0	0	0
0	1	1
1	0	1
1	1	0





#### **XNOR**

A	В	Output
0	0	1
0	1	0
1	0	0
1	1	1












A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates






A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates


Example: The implementation of AND logic gate by using NAND





A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates


Example: The implementation of AND logic gate by using NAND





To proof circuits equivalence, we demonstrate the equivalence of outputs for the same sets of inputs:

A	В	Q=AB
0	0	0
1	0	0
0	1	0
1	1	1

A	В	$Q_1$	$Q_1$	Q
0	0	1	1	0
1	0	1	1	0
0	1	1	1	0
1	1	0	0	1








A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates


Example: The implementation of AND logic gate by using NAND




To proof circuits equivalence, we demonstrate the equivalence of outputs for the same sets of inputs:

Α	В	Q=AB
0	0	0
1	0	0
0	1	0
1	1	1


Α	В	$Q_1$	$Q_1$	Q
0	0	1	1	0
1	0	1	1	0
0	1	1	1	0
1	1	0	0	1







A universal logic gate can implement ABSOLUTELY any Boolean function,


without need of using other logic gates









A universal logic gate can implement ABSOLUTELY any Boolean function, without need of using other logic gates



# How to Prove the Equivalence of Logic Circuits?

Way 1: Truth Tables







Α	В	Q=AB
0	0	0
1	0	0
0	1	0
1	1	1


-	1	В	$Q_1$	$Q_2$	Q	_
C	)	0	1	1	0	
1	_	0	0	1	0	
C	)	1	1	0	0	
1		1	0	0	1	_

## How to Prove the Equivalence of Logic Circuits?

Way 1: Truth Tables








A	В	$Q_1$	$Q_2$	Q
0	0	1	1	0
1	0	0	1	0
0	1	1	0	0
1	1	0	0	1


Way 2: Boolean Algebra Laws

Name	AND Form	OR Form
Identity Law	1A = A	0 + A = A
Null Law	0A = 0	1 + A = 1
Idempotent Law	AA = A	A + A = A
Inverse Law	AA' = 0	A + A' = 1
Commutative Law	AB = BA	A + B = B + A
Associative Law	(AB)C = A(BC)	(A + B) + C = A + (B + C)
Distributive Law	A+BC = (A + B) (A + C)	A(B + C) = AB + AC
Absorption Law	A(A + B) = A	A + AB = A
De Morgan's Law	$\overline{AB} = \overline{A} + \overline{B}$	$\overline{A+B} = \overline{A}\overline{B}$


#### Mountsiple: xthre( of o lSe Weictgor) ir aunit Example of a Combinational Logic Circuit




### Multiplexor (or Selector): an Example of a Combinational Logic Circuit




### Sample Implementation of a 2-to-1 Multiplexor



### Sample Implementation of a 2-to-1 Multiplexor




### Sample Implementation of a 2-to-1 Multiplexor



# Verification of the implementation correctness:

I <sub>1</sub>	I <sub>2</sub>	S	Q
0	0	0	0
1	0	0	1
0	1	0	0
1	1	0	1
0	0	1	0
1	0	1	0
0	1	1	1
1	1	1	1


## Demultiplexor



(selector signals)


Demultiplexor sends its input to one of its outputs

## Demultiplexor



(selector signals)

Based on the signals of control pins, Demultiplexor sends its input to one of its outputs




(selector signals)

Up to  $2^n$  input pins

Modifications to the Decoder:

1) We keep only control pins, and remove input pin Q;




Up to  $2^n$  input pins

Modifications to the Decoder:

- 1) We keep only control pins, and remove input pin Q;
- We set to "1" the output pin, which corresponds to the values of control pins;

### Decoder




Up to  $2^n$  input pins

#### Modifications to the Decoder:

- 1) We keep only control pins, and remove input pin Q;
- 2) We set to "1" the output pin, which corresponds to the values of control pins;
- 3) We change the shape to a rectangle

### Decoder




#### Modifications to the Decoder:

- 1) We keep only control pins, and remove input pin Q;
- 2) We set to "1" the output pin, which corresponds to the values of control pins;
- 3) We change the shape to a rectangle

### Multiplexor

Sets a specific output to one of its inputs, based on selector signals (all other output pins are typically set to "0")


Up to  $2^n$  input pins



### Demultiplexor


### Decoder

Sets to "1" eactly one output pin, which corresponds to the signals of input pins; All other pins are set to "0"




### Encoder

The opposite function of an encoder; Only one input pin is assumed to be "1", while all others – "0"




### **Propagation Delay**

There is ALWAYS a time delay between the change of input signals, and the update of an output signal



### Critical Path and Propagation Delay

There is ALWAYS a time delay between the change of input signals, and the update of an output signal




# **Combinational Logic Circuit**


Combines input signals and outputs the result; Implemented by using logic gates, such as AND, OR, NOT, NAND, etc. Does not use memory elements (registers);

Typical use: arithmetic operations


## Types of Logic Circuits for CPU Components



### Types of Logic Circuits for CPU Components



### Sequential Logic = Combinational Logic + Memory Units



	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow
Implementation Complexity	Simple	Complex

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow
Implementation Complexity	Simple	Complex
Typical Use Cases	Arithmetic and boolean operations	Data storage

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow
Implementation Complexity	Simple	Complex
Typical Use Cases	Arithmetic and boolean operations	Data storage
Examples	Multiplexor / Demultiplexor Encoder / Decoder	Flip-flop Latches

	Combinational Logic	Sequential Logic
Memory Elements	Does not use memory elements; Cannot implement memory elements	Can implement memory elements; Can use memory elements
Time Characteristics	Time-independent: the output depends only on present inputs, but not on past inputs	Time-dependent: the output depends not only on present inputs, but on past inputs as well
Speed (Propagation Delay)	Fast	Slow
Implementation Complexity	Simple	Complex
Typical Use Cases	Arithmetic and boolean operations	Data storage
Examples	Multiplexor / Demultiplexor Encoder / Decoder	Flip-flop Latches