
## Controller RTL Diagram (6FF)



```
NEXT STATE LOGIC
nxt s = state;
case (state)
    IDLE: if (dr) nxt s = STORE;
           else if (lc) nxt s = LOAD F0;
    STORE: if (dr) nxt s = ZERO;
          else nxt s = EIDLE;
    ZERO : nxt s = SORT1;
    SORT1: nxt s = SORT2;
    SORT2: nxt s = SORT3;
    SORT3: nxt s = SORT4;
    SORT4: nxt s = MUL1;
    MUL1 : nxt s = ADD1;
    ADD1 : if (overflow) nxt s = EIDLE;
          else nxt_s = MUL2;
    MUL2 : nxt s = SUB1;
    SUB1 : if (overflow) nxt s = EIDLE;
          else nxt s = MUL3;
    MUL3 : nxt s = ADD2;
    ADD2 : if (overflow) nxt_s = EIDLE;
           else nxt s = MUL4;
    MUL4 : nxt s = SUB2;
    SUB2 : if (overflow) nxt s = EIDLE;
           else nxt s = IDLE;
    EIDLE: if (dr) nxt s = STORE;
    LOAD F0: nxt s = WAIT1;
    WAIT1 : if (lc) nxt s = LOAD F1;
    LOAD F1: nxt s = WAIT2;
    WAIT2 : if (lc) nxt_s = LOAD_F2;
    LOAD F2: nxt s = WAIT3;
    WAIT3 : if (lc) nxt s = LOAD F3;
    LOAD F3: nxt s = IDLE;
    default: nxt s = IDLE;
```

endcase

```
NEXT MODWAIT LOGIC
nxt mod = 1;
case (state)
   IDLE: if (!dr && !lc) nxt_mod = 0;
   STORE: if (!dr)
                         nxt mod = 0;
   ADD1 : if (overflow) nxt mod = 0;
   SUB1 : if (overflow) nxt mod = 0;
   ADD2 : if (overflow) nxt mod = 0;
    SUB2:
                         nxt mod = 0;
   EIDLE: if (!dr)
                         nxt mod = 0;
   LOAD F0:
                         nxt mod = 0;
   LOAD F1:
                         nxt mod = 0;
                         nxt mod = 0;
   LOAD F2:
   LOAD F3:
                         nxt mod = 0;
   default: nxt mod = 1;
endcase
```

<pre>OUTPUT LOGIC err = state == EIDLE; cnt_up = state == ZERO; clear = state == LOAD_F0; op = '0; src1 = '0; src2 = '0; dest = '0;</pre>
case (state)
STORE: begin
op = LOAD1;
dest = 4'd5;
end
ZERO : begin
op = COPY;
src1 = 4'd11;
dest = 4'd0;
end
SORT1: begin
op = COPY;
src1 = 4'd2;
dest = 4'd1;
end
SORT2: begin
op = COPY;
src1 = 4'd3;
dest = 4'd2;
end
SORT3: begin
op = COPY;
·
·
end 
op = COPY; src1 = 4'd4; dest = 4'd3; end

```
SORT4: begin
       op = COPY;
       src1 = 4'd5;
       dest = 4'd4;
       end
MUL1 : begin
       op = MUL;
       src1 = 4'd1;
       src2 = 4'd6;
       dest = 4'd10;
       end
ADD1 : begin
       op = ADD;
       src1 = 4'd0;
       src2 = 4'd10;
       dest = 4'd0;
       end
MUL2 : begin
       op = MUL;
       src1 = 4'd2;
       src2 = 4'd7;
       dest = 4'd10;
       end
SUB1 : begin
       op = SUB;
       src1 = 4'd0;
       src2 = 4'd10;
       dest = 4'd0;
       end
MUL3 : begin
       op = MUL;
       src1 = 4'd3;
       src2 = 4'd8;
       dest = 4'd10;
       end
```

```
ADD2 : begin
            op = ADD;
            src1 = 4'd0;
            src2 = 4'd10;
            dest = 4'd0;
            end
   MUL4 : begin
           op = MUL;
            src1 = 4'd4;
            src2 = 4'd9;
            dest = 4'd10;
            end
   SUB2 : begin
            op = SUB;
            src1 = 4'd0;
            src2 = 4'd10;
            dest = 4'd0;
            end
   LOAD F0: begin
             op = LOAD2;
             dest = 4'd9;
             end
   LOAD F1: begin
             op = LOAD2;
             dest = 4'd8;
             end
   LOAD F2: begin
             op = LOAD2;
             dest = 4'd7;
             end
   LOAD F3: begin
             op = LOAD2;
             dest = 4'd6;
             end
endcase
```