
## RCU RTL Diagram



## NEXT STATE LOGIC

```
next state = state;
case (state)
    IDLE:
              if (start bit detected) next state = CLEAR;
    CLEAR:
              next_state = READ;
              if (packet_done) next_state = SBC_EN;
    READ:
    SBC EN:
              next state = CHCK ERR;
    CHCK ERR: if (framing error) next state = IDLE;
              else next state = LOAD;
              next_state = IDLE;
    LOAD:
    default: next_state = IDLE;
endcase
```

## **OUTPUT LOGIC**