
RCU RTL Diagram



NEXT STATE LOGIC

```
next state = state;
case (state)
              if (start bit detected) next state = CLEAR;
    IDLE:
    CLEAR:
              next_state = READ;
    READ:
              if (packet_done) next_state = SBC EN;
    SBC EN:
              next state = CHCK ERR;
    CHCK ERR: if (framing error) next state = IDLE;
              else next state = LOAD;
              next_state = IDLE;
    LOAD:
    default: next_state = IDLE;
endcase
```

OUTPUT LOGIC

```
sbc clear = 0;
sbc enable = 0;
enable timer = 0;
load buffer = 0;
case (state)
    CLEAR:
              begin
              sbc_clear = 1;
              enable timer = 1;
              end
    READ:
              enable timer = 1;
              sbc enable = 1;
    SBC EN:
    LOAD:
              load buffer = 1;
endcase
```