


AHB-Lite Slave Hierarchical RTL Diagram

Address Mapping Logic


```
hresp = 0;
rsel even = '0;
rsel odd = '0;
wsel even = '0;
wsel odd = '0;
if (hsel && !hwrite && htrans == NON SEQ) begin
    if (hsize == 0 && haddr == 4'hf)
        hresp = 1;
    else if (hsize == 1) begin
        rsel even = haddr[3:1];
        rsel odd = haddr[3:1];
    end
end
else if (hsel && hwrite && htrans == NON SEQ) begin
    if (hsize == 0 && haddr == 4'hf || haddr < 4)
        hresp = 1;
    else if (haddr == 4'hf)
        wsel_even[haddr[3:1]] = 1;
    else if (hsize == 1) begin
        wsel even[haddr[3:1]]= 1;
        wsel odd[haddr[3:1]] = 1;
    else if (hsize == 0 \&\& haddr[0] == 0)
        wsel even[haddr[3:1]] = 1;
    else if (hsize == 0 && haddr[0] == 1)
        wsel odd[haddr[3:1]] = 1;
end
```

Status Controller (16 FF)



```
Next Status Logic
nxt_status = '0;
if (modwait || new_coefficient_set)
    nxt_status[0] = 1;
else if (err)
    nxt_status[8] = 1;
```

Data Ready Controller (1 FF)



```
Next Data Ready Logic
nxt_data_ready = data_ready;
if (delay_wsel_even_sample == 1 || delay_wsel_odd_sample == 1)
    nxt_data_ready = 1;
else if (modwait)
    nxt_data_ready = 0;
```

