# FFT Block Implementation

By-Kothadiya Prince Sri Aditya Deevi

### Discrete Fourier Transform (DFT)

$$X(k) = \sum_{n=0}^{N-1} x(n)W_N^{nk}$$

$$W_N = e^{-jrac{2\pi}{N}}$$


ullet Where,  $oldsymbol{W_N}$  = Twiddle Factor

- For efficient and speedy computation of DFT, FFT algorithm is used.
- $\overline{ullet} N = 2^v$

Number of Points,	Complex Multiplications in Direct Computation, $N^2$	Complex Multiplications in FFT Algorithm, (N/2) log <sub>2</sub> N	Speed Improvement Factor
4	16	4	4.0
8	64	12	5.3
16	256	32	8.0
32	1,024	80	12.8
64	4,096	192	21.3
128	16,384	448	36.6
256	65,536	1,024	64.0
512	262,144	2,304	113.8
1,024	1,048,576	5,120	204.8

#### **Decimation in Time (DIT)**

#### **Decimation in Frequency (DIF)**



## A Note on Implementation

- Vivado® High-Level Synthesis (HLS) software can be used to accelerate IP creation by enabling C, C++ and System C specifications to be directly targeted into Xilinx programmable devices without the need to manually create RTL (Co-simulated).
- Availability of FPU (Floating Point Unit) in Shakti enables us to implement the Floating point version of FFT Block, which gives us more accurate and precise results.
- Control Logic for AXI interface of Shakti can be implemented as an FSM.

#### STEPS

**INVOLVED** 

IN

**DESIGN** 

FFT Code written in C++ (HL lang.)

Simulation and Functional verification

RTL (BSV) Generation, Co-Simulation and HDL Wrapper Creation (SoftCore IP)

Interfacing with AXI Bus of Shakti
Processor as a Peripheral

API Creation in Shakti SDK

#### Review of FFT Code

```
void FFT0(int FFT stage,int pass check,int index shift,int pass shift,data comp data IN[N], data comp data OUT[N]){
        int butterfly span=0, butterfly pass=0;
        FFT label1: for (int i = 0; i < N/2; i++) {
                int index = butterfly span << index shift;</pre>
                int Ulimit = butterfly span + (butterfly pass<<pass shift);</pre>
                int Llimit = Ulimit + FFT stage;
                data comp Product = W[index] * data IN[Llimit]; //calculate the product
                data OUT[Llimit] = data IN[Ulimit]-Product;
                data OUT[Ulimit] = data IN[Ulimit]+Product;
                if (butterfly span<FFT stage-1){</pre>
                        butterfly span++;
                } else if (butterfly pass<pass check-1) {
                        butterfly span = 0; butterfly pass++;
                } else {
                        butterfly span = 0; butterfly pass=0;
```


```
void FFT(data comp data IN[N], data comp data OUT[N]){
        static data comp data OUTO[N];
        static data comp data OUT1[N];
        static data comp data OUT2[N];
        static data comp data OUT3[N];
        static data comp data OUT4[N];
        static data comp xin[N];
        static data comp xout[N];
        for (int i=0; i<N; i++) xin[i] = data IN[i];</pre>
        bitreverse(xin, data_OUT0); //calculate bitreverse order
        FFT0(1,16,4,1,data OUT0,data OUT1); //calculate the FFT
        FFT0(2,8,3,2,data OUT1,data OUT2);
        FFT0(4,4,2,3,data OUT2,data OUT3);
        FFT0(8,2,1,4,data OUT3,data OUT4);
        FFT0(16,1,0,5,data OUT4,xout);
        for (int i=0; i<N; i++) data_OUT[i] = xout[i];</pre>
```

### C++ Libraries

- <math.h>
- <complex>
- <ap\_fixed.h>
- <iostream>
- <stdlib.h>
- <fstream>

## **Block Design**

- IP of FFT block can be created using Vivado HLS tools.
- Importing IP's of different Blocks into Vivado HLS to make complete Block design
- Complete Block diagram can be used for synthesis, RTL code generation and FPGA implementation.



## **THANK YOU!**

### References

- https://www.youtube.com/watch?v=LC5XB yTjzzY
- https://www.youtube.com/watch?v=R-msBFn6r88
- https://gitlab.com/chandrachoodan/teach-fpga/-/blob/master/01-fft/vhls/float/fft.cp
   FFT module on FPGA
- Implementation of Fast Fourier Transform (FFT) on FPGA using Verilog HDL