


2 . Ans :

Debounce Circuit

Using mechanical switches for a user interface is a ubiquitous practice. However, when these switches are actuated, the contacts often rebound, or bounce, off one another before settling into a stable state. There are various hardware and software techniques to eliminate this problem. The debounce component presented here is a simple digital logic circuit that addresses this temporary ambiguity (a common task when interfacing FPGAs or CPLDs with pushbuttons or other switches).



Critical Specifications

The most critical feature of this debounce circuit is the “*debounce time period*” which basically depends upon the size of the counter.

Note that, here we are using a counter with a register size of $N = 11$, which is used for counting from 0 to $2^{11-1} = 1024$.

$$\text{Critical “Debounce” Period} = \frac{2^{N-1}}{f}$$

where f = Frequency of the Clock used.

In this case :

$$\text{Critical “Debounce” Period} = \frac{2^{11-1}}{50 \text{ MHz}} = 20.48 \text{ ms}$$

This time period indicates the time for which the input has to remain stable for the output to be read at the output of the switch. ¹

Verilog Code

```
1 //----- D Flipflop-----
2
3 `timescale 1ns / 1ps
4
5 module D_FF(Q,D,clk,rst);
6
```

¹This particular time period was also chosen for ease during simulation

```

7  input D,clk,rst;
8  output reg Q;
9
10 always@(posedge clk)
11 begin
12 if(rst == 1'b0) Q <= 1'b0;
13 else Q <= D;
14 end
15
16 endmodule
17
18
19 //-----D Flipflop with enable-----
20
21 `timescale 1ns / 1ps
22
23 module D_FF_EN(Q,D,clk,en);
24
25 input D,clk,en;
26 output reg Q;
27
28 always @(posedge clk)
29 begin
30
31 if(en == 1'b1) Q <= D;
32 else Q <= Q;
33
34 end
35
36
37
38 endmodule
39
40
41 //----- Counter-----
42
43
44 `timescale 1ns / 1ps
45
46 module counter(cout,sclr,en,clk,rst);
47
48 input sclr,en,clk,rst;
49 output cout;
50 parameter N = 11;
51
52 reg [N-1:0] q_present,q_next;
53
54 assign cout = q_present[N-1];
55
56 always @(posedge clk)
57 begin
58
59 if(rst == 1'b0) q_present <= {N{1'b0}};
60 else q_present <= q_next;
61
62 end
63
64 always @(sclr,q_present,en)
65 begin

```

```

66
67 case({sclr,en})
68
69 2'b00 : q_next <= q_present;
70 2'b01 : q_next <= q_present + 1;
71 default : q_next <= {N{1'b0}};
72
73 endcase
74 end
75
76 endmodule
77
78 //----- Debounce Circuit-----
79
80 `timescale 1ns / 1ps
81 module debounce(result,button,clk,rst);
82
83 input button,clk,rst;
84 output result;
85 wire w0,w1,w2,w3;
86
87 D_FF D1(w0,button,clk,rst);
88 D_FF D2(w1,w0,clk,rst);
89
90 xor XG(w2,w1,w0);
91
92 counter C1(w3,w2,~w3,clk,rst);
93
94 D_FF_EN DF(result,w1,clk,w3);
95
96 endmodule
97
98
99 //----- TestBench-----
100
101 `timescale 1ns / 1ps
102 module test;
103
104 // Inputs
105 reg button;
106 reg clk;
107 reg rst;
108
109 // Outputs
110 wire result;
111
112 // Instantiate the Unit Under Test (UUT)
113 debounce uut (
114 .result(result),
115 .button(button),
116 .clk(clk),
117 .rst(rst)
118 );
119
120 initial begin
121
122 clk = 0;
123 forever #10 clk = ~clk;
124


```

```

125 end
126
127 initial begin
128
129 rst = 1'b0;
130 #200
131 rst = 1'b1;
132 button = 1'b0;
133 end
134
135 always
136 begin
137 #40000 button = 1'b1;
138
139 #400 button = 1'b0;
140
141 #800 button = 1'b1;
142
143 #800 button = 1'b0;
144
145 #800 button = 1'b1;
146
147 #40000 button = 1'b0;
148
149 #4000 button = 1'b1;
150
151 #40000 button = 1'b0;
152
153 #400 button = 1'b1;
154
155 #800 button = 1'b0;
156
157 #800 button = 1'b1;
158
159 #800 button = 1'b0;
160
161 #40000 button = 1'b1;
162
163 #4000 button = 1'b0;
164
165 end
166
167 endmodule

```

Simulation Results :



Schematic :

