
#### 2 . Ans:

# **Debounce Circuit**

Using mechanical switches for a user interface is a ubiquitous practice. However, when these switches are actuated, the contacts often rebound, or bounce, off one another before settling into a stable state. There are various hardware and software techniques to eliminate this problem. The debounce component presented here is a simple digital logic circuit that addresses this temporary ambiguity (a common task when interfacing FPGAs or CPLDs with pushbuttons or other switches).



## **Critical Specifications**

The most critical feature of this debounce circuit is the "debounce time period" which basically depends upon the size of the counter.

Note that, here we are using a counter with a register size of N = 11, which is used for counting from 0 to  $2^{11-1} = 1024$ .

$$Critical \ "Debounce" \ Period \ = \ \frac{2^{N-1}}{f}$$

where f = Frequency of the Clock used. In this case :

$$Critical "Debounce" \ Period = \frac{2^{11-1}}{50 \ MHz} = 20.48 \ ms$$

This time period indicates the time for which the input has to remain stable for the output to be read at the output of the switch.  $^1$ 

# Verilog Code


<sup>&</sup>lt;sup>1</sup>This particular time period was also chosen for ease during simulation

```
input D, clk, rst;
   output reg Q;
10 always@(posedge clk)
11 begin
  if(rst == 1'b0) Q <= 1'b0;</pre>
  else Q <= D;</pre>
14
15
  endmodule
16
17
   //----- P Flipflop with enable-----
19
20
   'timescale 1ns / 1ps
21
22
  module D_FF_EN(Q,D,clk,en);
23
24
input D, clk, en;
  output reg Q;
27
  always @(posedge clk)
28
29 begin
  if(en == 1'b1) Q <= D;</pre>
31
   else Q <= Q;</pre>
32
33
   end
34
35
36
37
   endmodule
40
   //-----Counter-----
41
42
43
   'timescale 1ns / 1ps
44
   module counter(cout,sclr,en,clk,rst);
46
47
   input sclr,en,clk,rst;
48
   output cout;
49
   parameter N = 11;
50
  reg [N-1:0] q_present,q_next;
53
  assign cout = q_present[N-1];
54
55
   always @(posedge clk)
56
   begin
57
   if(rst == 1'b0) q_present <= {N{1'b0}};</pre>
59
   else q_present <= q_next;</pre>
60
61
  end
62
63
64 always @(sclr,q_present,en)
65 begin
```

```
66
   case({sclr,en})
67
68
69 2'b00 : q_next <= q_present;
70 2'b01 : q_next <= q_present + 1;</pre>
   default : q_next <= {N{1'b0}};</pre>
  endcase
73
  end
74
75
   endmodule
76
   //---- Debounce Circuit-----
   'timescale 1ns / 1ps
80
   module debounce(result, button, clk, rst);
81
82
  input button,clk,rst;
83
   output result;
   wire w0,w1,w2,w3;
  D_FF D1(w0,button,clk,rst);
87
88 D_FF D2(w1,w0,clk,rst);
   xor XG(w2,w1,w0);
90
   counter C1(w3,w2,~w3,clk,rst);
92
93
   D_FF_EN DF(result,w1,clk,w3);
94
95
   endmodule
96
   //----- TestBench-----
99
100
   'timescale 1ns / 1ps
101
module test;
103
   // Inputs
104
   reg button;
105
   reg clk;
106
   reg rst;
107
108
   // Outputs
109
vire result;
_{112} // Instantiate the Unit Under Test (UUT)
113 debounce uut (
114 .result(result),
.button(button),
   .clk(clk),
116
   .rst(rst)
117
   );
118
119
   initial begin
120
121
122 clk = 0;
123 forever #10 clk = ~clk;
124
```

```
end
125
126
    initial begin
127
128
    rst = 1'b0;
129
    #200
130
    rst =1'b1;
131
    button = 1'b0;
132
    end
133
134
    always
135
136
    begin
    #40000 button = 1'b1;
137
138
    #400 button = 1,b0;
139
140
    #800 button = 1'b1;
141
^{142}
    #800 button = 1'b0;
143
144
    #800 button = 1'b1;
145
146
    #40000 button = 1'b0;
147
148
    #4000 button = 1'b1;
149
150
    #40000 button = 1'b0;
151
152
    #400 button = 1'b1;
153
154
    #800 button = 1'b0;
155
156
    #800 button = 1'b1;
157
158
    #800 button = 1'b0;
159
160
    #40000 button = 1'b1;
161
162
    #4000 button = 1'b0;
163
164
165
166
    endmodule
167
```

# Simulation Results:



# ${\bf Schematic}:$

