Indian Institute of Space Science and Technology

Thir uvan anthapuram



AV 241: VLSI LAB

Project Report

on

DIGITAL CLOCK

Submitted by

Sri Aditya Deevi

SC18B080

8 July 2020

Department of Avionics

Declaration

This project report titled "DIGITAL CLOCK" is a presentation of my original work. Wherever contributions of others are involved, every effort is made to indicate this clearly in the references.

Sri Aditya Deevi SC18B080 Roll No. 16 ECE (Avionics) Indian Institute of Space science and Technology

Date: 8 July, 2020

Acknowledgement

First and foremost, I would like to express our deep and sincere gratitude to **Dr. Sheeba Rani**, our Professor, for giving me the opportunity to work on this wonderful project. With the help of her constant guidance and support, I was able to go ahead during this project.

Besides our professor, I would also like to pay our special regards to the TA's and Lab assistants of VLSI Lab IIST, without whose initial directions I would not have been able to finish this project.

I also sincerely thank everyone else who helped me in realizing this project successfully.

Abstract

This project is aimed at realizing a simple real-time digital clock with the following inbuilt facilities/modules/features:

- 24 hr Real-time Clock Display
- Alarm
- Timer
- Stopwatch

For prototyping purpose, an FPGA(Field Programmable Gate Array) can be used for basic implementation and verification.

Users can set the current time into the clock in 24 hr format.

They will be provided a facility to set an alarm time which goes HIGH, when the clock's time matches the alarm time. Also, the alarm can be reset at any point.


They will be provided with a facility to set a timer which goes HIGH when it becomes zero. Also, a stopwatch facility is provided.

Push button switches, provided in the FPGA, can be used by the users to set the clock time, alarm, timer time and starting/stopping the stopwatch. The outputs of the real-time clock and stopwatch can be realized (for prototype) using Seven Segment Display provided in the FPGA. The output of the indicator can be connected to a buzzer (or) LED's provided in the FPGA. FPGA is planned to be programmed using Verilog code.

Contents

Abstract		II
1	Basic Block Level Schematic	1
2	Working Principle 2.1 Real-time Clock 2.2 Alarm 2.3 Timer 2.4 Stopwatch	
3	Verilog Code	6
4	Simulation Results 4.1 Reset and Load Time 4.2 Real-Time Clock Operation 4.3 Loading Alarm Time and Switching ON Alarm 4.4 Stop Loading Alarm Functionality 4.5 Checking Alarm Functionality 4.6 Triggering "STOP ALARM" 4.7 Checking "STOP ALARM" Functionality 4.8 Switching OFF Alarm 4.9 Loading Timer Time and Switching to Timer Functionality 4.10 Stop Loading Timer and Timer STARTS 4.11 Checking "STOP TIMER" 4.12 Triggering "STOP TIMER" 4.13 Checking "STOP TIMER" 4.14 Switching OFF Timer 4.15 Switching OFF Timer 4.15 Switching ON Stopwatch 4.16 Checking Display-Switch (Real-Time -> Stopwatch) 4.17 Starting the Stopwatch Functionality (START) 4.19 Stopping the Stopwatch Functionality (STOP) 4.19 Switching OFF Stopwatch 4.20 Checking the Stopwatch (Stopwatch -> Real-Time) 4.21 Switching OFF Stopwatch 4.22 Checking Display-Switch (Stopwatch -> Real-Time) 4.23 Back to Real-Time Clock (Functionality Check) Concluding Remarks 5.1 A note on Implementation 5.2 Conclusion	211 222 222 233 244 244 255 266 277 278 288 299 300 311 311 323
Re	eferences	33


1 | Basic Block Level Schematic




2 | Working Principle

This section illustrates the working principles of various modules involved using simple algorithmic flowcharts.


2.1 Real-time Clock




2.2 Alarm



2.3 Timer



2.4 Stopwatch



3 | Verilog Code

```
----MAIN MODULE--
   'timescale 1ns / 1ps
  module digital_clock(
  // IO Pins
  input reset, //Active high reset pulse which sets the real time according to the input and sets the alarm
   //timer's time to 0
  input clk, // 10 Hz clock input
14
  input [1:0] H_in1, // MSB of Hour - 2 bit input
16
  input [3:0] H_in2, // LSB of Hour - 4 bit input
   input [3:0] M_in1, // MSB of Minute - 4 bit input
  input [3:0] M_in2, // LSB of Minute - 4 bit input
  input LD_time, // Loads time to real-time clock
  input LD_alarm, // Loads time to alarm clock
  input LD_timer, // Loads required time to timer (max 15 min)
  input timer_ON, // Switches on the timer
  input AL_ON, // Switches on the alarm
  input STOP_ALtm, // Switches off the timer or alarm output
  input stop_watch, // Switches the display from real-time from stop-watch display and viceversa
  input start_stop, // Starts the stop-watch and stops it and remains in the stopwatch screen until the stop
  output reg indicator, // Gives alarm and timer's output
  output [1:0] H_out1, // MSB of Hour - 2 bit output
42
  output [3:0] H_out2, // LSB of Hour - 4 bit output
  output [3:0] M_out1, // MSB of Minute - 4 bit output
```

```
output [3:0] M_out2, // LSB of Minute - 4 bit output
   output [3:0] S_out1, // MSB of Second - 4 bit output
50
51
   output [3:0] S_out2, // LSB of Second - 4 bit output
   output [6:0] d_6,d_5,d_4,d_3,d_2,d_1 // 7 segment display for output
   );
   //Internal
60
   reg clk_1s; // The working 1 second real_time clock
61
62
   reg [3:0] temp1; // Loop variable for clock generation
63
   reg [5:0] r_hour,r_min,r_sec; //temporary variables for real-time clock
   reg [9:0] t_timer; // Timer counting variable
67
   reg [1:0] c_hour1, a_hour1; // MSB of hour digit
69
   reg [3:0] c_hour0, a_hour0; // LSB of hour digit
   reg [3:0] c_min1,a_min1; // MSB of minute digit
73
   reg [3:0] c_min0, a_min0; // LSB of minute digit
75
   reg [3:0] c_sec1,a_sec1; // MSB of second digit
77
   reg [3:0] c_sec0,a_sec0; // LSB of second digit
   reg [5:0] h_hour, h_min, h_sec; //temporary variables for real-time clock
      -----Clock 1s GENERATION------
   always @(posedge clk or posedge reset)
   begin
   if(reset)
   begin
   temp1 <= 0;
   clk_1s <=0;
   end
100
   else
101
   begin
102
103
   temp1 <= temp1+1;</pre>
```

```
if(temp1<=5) clk_1s <= 0;</pre>
106
107
   else if(temp1>=10)
108
109 begin
110
iii clk_1s <= 1;</pre>
112 \text{ temp1} = 1;
113
   end
114
115
   else clk_1s <= 1;</pre>
116
117
118
   end
119
   end
120
121
122
   //----REAL TIME GENERATION-----
   always @(posedge clk_1s or posedge reset)
126
   begin
127
128
   if(reset)
129
130 begin
   r_hour <= H_in1*10 + H_in2;
132
   r_min <= M_in1*10 + M_in2;
133
   r_sec <= 0;
134
135
   end
136
137
  else
  begin
139
140
  if(LD_time)
141
142 begin
r_hour <= H_in1*10 + H_in2;
   r_min <= M_in1*10 + M_in2;
145
   r_sec <= 0;
146
147
   end
148
149
  else
151 begin
152
r_sec <= r_sec + 1;
154
   if(r_sec >= 59)
155
   begin
156
   r_min <= r_min + 1;
158
   r_sec <= 0;
159
160
   if(r_min >= 59)
161
162 begin
164  r_hour <= r_hour + 1;</pre>
```

```
r_min <= 0;
166
   if(r_hour >= 24)
167
  begin
168
169
   r_hour <= 0;
   end
172
173
   end
174
175
176
   end
   end
178
179
   end
180
181
   end
182
   //-----Timer Operation-----
186
187
   always @(posedge clk_1s or posedge reset)
188
   begin
189
   if(reset)
191
   begin
192
193
   indicator <= 0;</pre>
194
195
   end
   else
   begin
199
200
   if(LD_timer)
201
   begin
202
   t_timer <= M_in1*600 + M_in2*60;
204
205
   end
206
207
   else
208
   begin
209
   if(timer_ON)
211
212
  begin
213
  t_timer <= t_timer-1;
214
215
   if(t_timer==0) indicator <= 1;</pre>
216
217
218
   end
219
   if(STOP_ALtm) indicator <= 0;</pre>
220
221
   end
222
223
```

```
end
224
225
   end
226
227
228
   //-----Alarm Operation-----
231
  always @(posedge clk_1s or posedge reset)
232
233
234
   if(reset)
235
236
   begin
237
   indicator <= 0;
238
239
   end
240
241
  else
243 begin
244
  if(LD_alarm)
245
246 begin
248 a_hour1 <= H_in1;
249 a_hour0 <= H_in2;
250 a_min1 <= M_in1;
251 a_min0 <= M_in2;
252 a_sec1 <= 4'b0000;
253 a_sec0 <= 4'b0000;
254
255
   end
  else
257
  begin
258
259
   if({a_hour1,a_hour0,a_min1,a_min0,a_sec1,a_sec0} == {c_hour1,c_hour0,c_min1,c_min0,c_sec1,c_sec0})
260
261
   begin
262
263
   if(AL_ON) indicator <= 1;</pre>
264
265
   end
266
267
   if(STOP_ALtm) indicator <= 0;</pre>
270
271
  end
272
273
274
276
   //-----Stopwatch Operation-----
277
278
279
280 always @(posedge clk_1s or posedge reset)
281 begin
```

282

```
if(reset)
284
   begin
285
  h_hour <= 0;
286
   h_min <= 0;
287
   h_sec <= 0;
   end
290
291
   else
292
   begin
293
    if (stop_watch)
295
   begin
296
297
298
   if(start_stop)
299
   begin
300
  h_sec <= h_sec + 1;
303
   if(r_sec >= 59)
304
305 begin
306
   h_min <= h_min + 1;
307
   h_sec <= 0;
309
   if(r_min >= 59)
310
   begin
311
312
313 h_hour <= h_hour + 1;
   h_min <= 0;
314
   if(h_hour >= 24)
316
317
   begin
318
   h_hour <= 0;
319
320
    end
321
322
323
   end
324
   end
325
326
   end
327
329
   end
330
   else
331
   begin
332
333
   h_hour <= 0;
334
    h_min <= 0;
335
   h_sec <= 0;
336
337
   end
338
339
   end
340
```

```
end
342
343
344
   //----Output Helper Function-----
  function [3:0] mod_10(input [5:0] number);
349
  if(number>=50)
350
  begin
351
352
  mod_10 = 5;
353
354
   end
355
356
  else if(number>=40)
357
  begin
358
359
  mod_10 = 4;
361
362
363
   else if(number>=30)
364
  begin
365
  mod_10 = 3;
368
369
370
  else if(number>=20)
371
  begin
372
  mod_10 = 2;
375
  end
376
   else if(number>=10)
377
  begin
379
  mod_10 = 1;
380
381
382
383
   else
384
  begin
385
  mod_10 = 0;
388
389
390
   end
391
392
   endfunction
393
394
395
   //----Output Control for Clock-----
396
397
398
  always @(*)
399
400 begin
```

```
401
    if (stop_watch)
402
   begin
403
404
    if(h_hour>=20)
405
   begin
   c_{hour1} = 2;
408
409
    end
410
411
    else
412
413
    begin
414
    if (h_hour >=10) c_hour1 = 1;
415
416
   else c_hour1 = 0;
417
418
419
    end
   c_{hour0} = h_{hour} - 10*c_{hour1};
421
c_{\min} = h_{\min} - 10 * c_{\min};
    c_{sec1} = mod_{10}(h_{sec});
    c_{sec0} = h_{sec} - 10*c_{sec1};
425
    end
427
428
    else
429
   begin
430
431
   if(r_hour>=20)
   begin
434
   c_{hour1} = 2;
435
436
    end
437
438
    else
439
    begin
440
441
    if(r_hour >=10) c_hour1 = 1;
442
443
   else c_hour1 = 0;
444
445
    end
447
   c_{hour0} = r_{hour} - 10*c_{hour1};
   c_{\min}1 = mod_10(r_{\min});
449
    c_{\min}0 = r_{\min} - 10*c_{\min}1;
450
    c_{sec1} = mod_{10}(r_{sec});
451
    c_{sec0} = r_{sec} - 10*c_{sec1};
452
453
    end
454
455
    end
456
457
   assign H_out1 = c_hour1;
   assign H_out2 = c_hour0;
```

```
assign M_out1 = c_min1;
  assign M_out2 = c_min0;
461
  assign S_out1 = c_sec1;
462
  assign S_out2 = c_sec0;
463
  //----Clock Display-----
468
469
  segment7_decoder s1(d_6, {{1'b0,1'b0}, c_hour1});
470
  segment7_decoder s2(d_5,c_hour0);
  segment7_decoder s3(d_4,c_min1);
  segment7_decoder s4(d_3,c_min0);
  segment7_decoder s5(d_2,c_sec1);
474
  segment7_decoder s6(d_1,c_sec0);
475
476
477
  endmodule
480
481
482
483
  /*----*/
  //-----
486
   'timescale 1ns / 1ps
487
488
  module segment7_decoder(seg7,bcd);
489
490
  input [3:0] bcd;
  output reg [6:0] seg7;
494
  always @(bcd)
495
496
497
  case (bcd)
  0 : seg7 <= 7'b11111110;</pre>
  1 : seg7 <= 7'b0110000;
  2 : seg7 <= 7'b1101101;
  3 : seg7 <= 7'b1111001;
  4 : seg7 <= 7'b0110011;
  5 : seg7 <= 7'b1011011;
  6 : seg7 <= 7'b1011111;
  7 : seg7 <= 7'b1110000;
  8 : seg7 <= 7'b11111111;
  9 : seg7 <= 7'b1111011;
508
  default : seg7 <= 7'b00000000;</pre>
510
  endcase
512
513
  endmodule
514
515
516
  /*-----*/
```

```
519
   'timescale 1ns / 1ps
520
521
   module teest;
522
523
   // Inputs
524
  reg reset;
  reg clk;
526
  reg [1:0] H_in1;
527
sea reg [3:0] H_in2;
  reg [3:0] M_in1;
529
sso reg [3:0] M_in2;
531
   reg LD_time;
532 reg LD_alarm;
sas reg LD_timer;
534 reg timer_ON;
sas reg AL_ON;
536 reg STOP_ALtm;
reg stop_watch;
  reg start_stop;
  // Outputs
540
541 wire indicator;
542 wire [1:0] H_out1;
543 wire [3:0] H_out2;
544 wire [3:0] M_out1;
   wire [3:0] M_out2;
546 wire [3:0] S_out1;
547 wire [3:0] S_out2;
548 wire [6:0] d_6;
549 wire [6:0] d_5;
550 wire [6:0] d_4;
ssi wire [6:0] d_3;
552 wire [6:0] d_2;
  wire [6:0] d_1;
553
554
555
   // Instantiate the Unit Under Test (UUT)
556
557
558 digital_clock uut (
   .reset (reset),
559
   .clk(clk),
560
561 .H_in1(H_in1),
562 .H_in2(H_in2),
563 .M_in1(M_in1),
.M_in2(M_in2),
  .LD_time(LD_time),
565
.LD_alarm(LD_alarm),
.LD_timer(LD_timer),
.timer_ON(timer_ON),
   .AL_ON(AL_ON),
569
   .STOP_ALtm(STOP_ALtm),
570
   .stop_watch(stop_watch),
   .start_stop(start_stop),
572
   .indicator(indicator),
573
574 .H_out1(H_out1),
575 .H_out2(H_out2),
.M_out1(M_out1),
.M_out2(M_out2),
```

```
578 .S_out1(S_out1),
   .S_out2(S_out2),
579
.d_6(d_6),
.d_5(d_5),
.d_4 (d_4),
  .d_3(d_3),
  .d_2(d_2),
  .d_1(d_1)
585
586
   );
587
588
589
   initial begin
590
591
  clk = 0;
592
   forever #50 clk = ~clk;
593
594
595
  initial begin
  // Initialize Inputs
598
599
   // -----RESET AND LOAD TIME-----
600
602 reset = 1;
   H_{in1} = 1;
   H_in2 = 0;
M_{in1} = 3;
606 \quad M_in2 = 0;
607 LD_time = 1;
608 LD_alarm = 0;
609 LD_timer = 0;
_{610} timer_ON = 0;
AL_ON = 0;
612 STOP_ALtm = 0;
stop_watch = 0;
614 start_stop = 0;
615
   // Wait 100 ns for global reset to finish
   #100;
617
   #2
618
619
620
  reset = 0;
621
  LD_time = 0;
  #100
624
625
   // -----LOAD ALARM TIME AND ALARM ON-----
626
627
628 LD_alarm = 1;
629 AL_ON = 1;
   H_in1 = 1;
630
   H_in2 = 0;
631
632 \quad M_in1 = 4;
633 \quad M_in2 = 0;
634
  #1000
635
```

```
LD_alarm = 0;
637
638
  #1000000
639
640
  // ----TRIGGER STOP ALARM-----
641
642
  STOP\_ALtm = 1;
644
645
  // -----ALARM OFF-----
646
  #10000
647
  STOP\_ALtm = 0;
  AL_ON = 0;
650
651
  // -----LOAD TIMER TIME AND TIMER ON-----
652
  #300000
653
654
655 LD_timer = 1;
 timer_ON = 1;
 H_in1 = 0;
657
658 H in2 = 0;
M_{in1} = 0;
660 M_in2 = 1;
661
  #10000
663
664
  LD\_timer = 0;
665
666
  #200000
667
  // -----TRIGGER STOP TIMER-----
670
  STOP\_ALtm = 1;
671
672
  #10000
673
674
  // -----TIMER OFF-----
  STOP\_ALtm = 0;
676
  timer_ON = 0;
677
678
  // -----SWITCH DISPLAY TO STOPWATCH -----
679
680
  stop\_watch = 1;
682 #100000
683
  //----START STOPWATCH-----
  start_stop = 1;
685
686
  #200000
  //----STOP STOPWATCH-----
  start\_stop = 0;
689
690
  #100000
691
  // -----SWITCH DISPLAY TO REAL TIME ------
692
  stop\_watch = 0;
693
695 // Add stimulus here
```

4 | Simulation Results

This section displays a series of simulation results of the digital clock, emphasizing the various features and their functionality with inferences, describing a particular schedule as per the testbench.

REAL-TIME CLOCK

4.1 Reset and Load Time

The reset is made high and time is set to $10:30 \text{ (AM)}^*$.




Figure 4.1: Input Perspective

The output is set to the input time and clock operation starts. The seven segment display is also visible.



Figure 4.2: Output Perspective

^{*}Please note that this a 24 hr Clock Display

A Note on the Test Bench

For the purpose of simulation we consider an external clock of $10 \, MHz$, from which we deduce that the internal clock works at $1 \, MHz$. This implies that one second in real-time is equal to $1 \, \mu s$ (or) one microsecond in the testbench*.

Also note that, during deployment, this external clock can be replaced by a 10 Hz clock, setting the internal clock to a frequency of $1 Hz^{\dagger}$

4.2 Real-Time Clock Operation

Please note that the real-time clock is working as expected with proper duration as can be seen from the output shown below. Also, the seven segment display is also working as expected.




Figure 4.3: Output Perspective

^{*}For simulation purposes

[†]Thereby satisfying real-time constraints.

ALARM

4.3 Loading Alarm Time and Switching ON Alarm

Please note that the Alarm time is set to 10:40 (AM)[†]. Also, the alarm has been switched ON.




Figure 4.4: Input Perspective

4.4 Stop Loading Alarm

The loading process of the alarm operation is complete. Please note that, in the output perspective the real-time clock operation process continues unhindered.




Figure 4.5: Input Perspective

[†]For demonstration Purposes.

4.5 Checking Alarm Functionality

We can clearly see that the output of the indicator goes HIGH as soon as the set time is achieved (10:40 AM).




Figure 4.6: Output Perspective

4.6 Triggering "STOP ALARM"

Please note from the following figure that the Stop_ALtm signal is made HIGH after some duration after which the indicator goes HIGH.




Figure 4.7: Input Perspective

4.7 Checking "STOP ALARM" Functionality

As we can see, as expected the output of the indicator goes LOW as an effect of the previous action.




Figure 4.8: Output Perspective

4.8 Switching OFF Alarm

Please note that the Alarm functionality is switched OFF in order to demonstrate the next functionality.




Figure 4.9: Input Perspective

TIMER

4.9 Loading Timer Time and Switching to Timer Functionality

Please observe that the timer is switched ON and the timer time is being set to a duration of 1 minute.




Figure 4.10: Input Perspective

4.10 Stop Loading Timer and Timer STARTS

Please note carefully that the timer has been stopped loading and the timer starts its 1 min (set in the previous step) duration. ‡




Figure 4.11: Input Perspective

[‡]Note that the Real-Time Clock operation is carried out unhindered.

The timestamp at which timer starts its operation is 10:43:46 (AM).



Figure 4.12: Output Perspective

4.11 Checking Timer Functionality

Please note that the output of the indicator goes HIGH as it completes 10:44:46 (AM) i.e. exactly 1 min (as set) after 10:43:46 (AM).




Figure 4.13: Output Perspective

4.12 Triggering "STOP TIMER"

Please note from the following figure that the Stop_ALtm signal is made HIGH after some duration after which the indicator goes HIGH.




Figure 4.14: Input Perspective

4.13 Checking "STOP TIMER" Functionality

As we can see, as expected the output of the indicator goes LOW as an effect of the previous action.




Figure 4.15: Output Perspective

4.14 Switching OFF Timer

Please note that the Timer functionality is switched OFF in order to demonstrate the next functionality.




Figure 4.16: Input Perspective

STOPWATCH

4.15 Switching ON Stopwatch

Please note that the $stop_watch$ is made HIGH , whose function is switch the display from Real-Time to Stopwatch Display and vice versa. \S




Figure 4.17: Input Perspective

[§]When *stop_watch* is HIGH, StopWatch Display When *stop_watch* is LOW , Real-Time Display

4.16 Checking Display-Switch (Real-Time -> Stopwatch)

Please note that as expected the display of the clock has been switched from Real-Time Display to Stopwatch Display (which is initialized to all 0's).




Figure 4.18: Input Perspective

4.17 Starting the Stopwatch

As we can clearly see the *start stop* function is made HIGH indicating that the stopwatch has started functioning.




Figure 4.19: Input Perspective

[¶]Note that even though the display switches the real-time clock operation is carried out unhindered and when we switch back to real-time display it starts displaying from that point in time, taking in account the spent time during the display-switch

4.18 Checking the Stopwatch Functionality (START)

As expected the stopwatch has started functioning.




Figure 4.20: Output Perspective

4.19 Stopping the Stopwatch

As we can clearly see the start_stop function is made LOW indicating that the stopwatch has to be stopped functioning.




Figure 4.21: Input Perspective

4.20 Checking the Stopwatch Functionality (STOP)

As expected the stopwatch has stopped functioning but the display remains frozen to the stopwatch screen time at which point the stopwatch was stopped.




Figure 4.22: Output Perspective

4.21 Switching OFF Stopwatch

Please note that the $stop_watch$ is made LOW , whose function is switch the display from Real-Time to Stopwatch Display and vice versa. \parallel




Figure 4.23: Input Perspective

When *stop_watch* is HIGH, StopWatch Display When *stop_watch* is LOW , Real-Time Display

4.22 Checking Display-Switch (Stopwatch -> Real-Time)

Please observe that the display switches from the frozen stopwatch screen to current Real-time clock screen as expected.




Figure 4.24: Output Perspective

Real-Time Clock

4.23 Back to Real-Time Clock (Functionality Check)

Please note that after a schedule of demonstrating various functionalities, the real-time clock and its display function work as expected.




Figure 4.25: Output Perspective

5 Concluding Remarks

5.1 A note on Implementation

Please note the following remarks regarding implementation:

- The project DIGITAL CLOCK can be implemented on an FPGA (Field Programmable Gate Array) for prototyping.
- The inputs to the module can be given via the push-button switches present on the FPGA by including the User Constraints File.
- Please note the redundant use of the clock's display, consisting both of seven segment and BCD output, is just for simulation and demonstration purposes and during implementation the BCD outputs may be discarded.
- Also, note the indicator (For Timer and Alarm) output can be connected to a buzzer or an LED as per the user's convenience.

5.2 Conclusion

The aim of the project " $DIGITAL\ CLOCK"$ to realize a simple yet useful real-time clock consisting of the various features namely :

Alarm, Stopwatch, Timer and 24 hr Clock Display was achieved completely using Verilog Hardware Description Language (HDL)

and was also demonstrated with a variety of informative and inferential simulation results.

References

- $\blacksquare \ \ \textit{https://www.fpga4student.com/2016/11/verilog-code-for-alarm-clock-on-fpga.html}$
- https://nptel.ac.in/courses/106/105/106105165/
- $\blacksquare \ \ https://www.slideshare.net/AbhishekSainkar1/digital-clock-using-verilog$
- https://tex.stackexchange.com/