

Solutions to the given Assignment Questions :

1 . Ans :

8-bit Register


Verilog Code

```
//-----Register-----
  'timescale 1ns / 1ps
  module Multi_register(dout, shift_out, din, ld, clk, shift_in, a_shift, shift_l, shift_r, clr);
  parameter N = 8;
  input [N-1:0] din;
  input ld,clk,shift_in,shift_l,shift_r,a_shift,clr;
10
  output reg shift_out;
11
  output reg [N-1:0] dout;
12
13
 always @(posedge clk)
14
15 begin
16
 if(clr == 1'b1) dout <= 8'b0;
```

```
18
19 else if(ld) dout <= din;
20
else if(a_shift == 1'b1)
22 begin
23 dout <= {dout[N-1], dout[N-1:1]};</pre>
shift_out <= dout[0];</pre>
27 else if(shift_l == 1'b1)
28 begin
29 dout <= {dout[N-2:0], shift_in};</pre>
30 shift_out <= dout[N-1];</pre>
31
32
33 else if(shift_r == 1'b1)
34 begin
35 dout <= {shift_in,dout[N-1:1]};</pre>
shift_out <= dout[0];</pre>
38
39 else dout <= dout;
40
^{41} end
42
  endmodule
44
   //-----TestBench------
45
46
   'timescale 1ns / 1ps
47
48 module tst;
50 // Inputs
51 reg [7:0] din;
52 reg ld;
ss reg clk;
reg shift_in;
55 reg a_shift;
reg shift_l;
57 reg shift_r;
58 reg clr;
59
60 // Outputs
61 wire [7:0] dout;
62 wire shift_out;
_{64} // Instantiate the Unit Under Test (UUT)
65 Multi_register uut (
66 .dout(dout),
67 .shift_out(shift_out),
68 .din(din),
  .ld(ld),
  .clk(clk),
  .shift_in(shift_in),
.a_shift(a_shift),
. shift_l(shift_l),
. shift_r(shift_r),
75 .clr(clr)
76 );
```

```
77
    initial begin
78
79
    clk=0;
80
    forever #50 clk = ~clk;
81
83
    end
84
    initial begin
85
   // Initialize Inputs
86
    din = 0;
87
    ld = 0;
    shift_in = 0;
    a_shift = 1'bz;
90
    shift_l = 1'bz;
91
    shift_r = 0;
92
    clr = 0;
93
94
   // Wait 100 ns for global reset to finish
   //Q,s_out_Q,m_in_2,ldQ,clk,s_out_A,NC,NC,shiftQ,clrQ
   //dout,shift_out,din,ld,clk,shift_in,a_shift,shift_l,shift_r,clr
97
    #100;
98
    #10
99
    din = 8'b10101011;
100
    #100
101
    clr = 1'b0;
102
    #100
103
    1d = 1'b1;
104
    #100
105
    1d = 1'b0;
106
    #100
107
    shift_r = 1'b1;
108
    #100
    shift_r = 1'b0;
110
111
    // Add stimulus here
112
113
114
    end
115
    endmodule
116
```

Simulation Results




Example of Usage

Please note that this register can be used in multiplication and division using various algorithms. Here we demonstrate multiplication Booth's Algorithm.

8 bit Multiplication using Booth's Algorithm

The design of 8 bit Booth Multiplier using Datapath and Control Design is presented as follows:

State Diagram



Verilog Code

```
else if(decr == 1'b1) out <= out-1;</pre>
14
   end
15
16
  endmodule
17
20
   //----ALU------
21
22
   'timescale 1ns / 1ps
23
module ALU(out,in1,in2,addsub);
   parameter N =8;
26
   input [N-1:0] in1,in2;
27
  input addsub;
28
29
  output reg [N-1:0] out;
30
31
32 always 0(*)
33 begin
34
35 if (addsub == 1'b0) out <= in1 - in2;
36 else out <= in1 + in2;</pre>
   end
39
40
   endmodule
41
                      -----REGISTER-----
42
43
   'timescale 1ns / 1ps
  module Multi_register(dout, shift_out, din, ld, clk, shift_in, a_shift, shift_l, shift_r, clr);
46
  parameter N = 8;
47
48
   input [N-1:0] din;
49
  input ld,clk,shift_in,shift_l,shift_r,a_shift,clr;
   output reg shift_out;
   output reg [N-1:0] dout;
52
53
54 always @(posedge clk)
55 begin
56
57 if(clr == 1'b1) dout <= 8'b0;</pre>
  else if(ld) dout <= din;</pre>
59
60
61 else if(a_shift == 1'b1)
62 begin
63 dout \leftarrow {dout[N-1], dout[N-1:1]};
64 shift_out <= dout[0];</pre>
   end
66
67 else if(shift_l == 1'b1)
68 begin
69 dout <= {dout[N-2:0], shift_in};
70 shift_out <= dout[N-1];</pre>
71 end
```

```
72
   else if(shift_r == 1'b1)
73
   begin
74
   dout <= {shift_in,dout[N-1:1]};</pre>
   shift_out <= dout[0];</pre>
   else dout <= dout;</pre>
79
80
   end
81
   endmodule
   //----- D FLIPFLOP------
   'timescale 1ns / 1ps
86
   module D_FF(Q,D,clk,clr);
87
88
   input D, clk, clr;
89
   output reg Q;
   always @(posedge clk)
92
   begin
93
94
   if(clr == 1'b1) Q <= 1'b0;</pre>
95
   else Q <= D;</pre>
97
98
99
100
   endmodule
101
102
   //----DATAPATH-----
103
   'timescale 1ns / 1ps
105
   module mul_datapath(out_A,out_Q,Qm,eqz,Q0,ldA,ldQ,clrA,shiftA,
106
   clrQ,shiftQ,ldM,clrFF,addsub,clk,m_in_1,m_in_2,ldcnt,decr);
107
108
   output Qm,Q0,eqz;
109
   parameter N = 8;
110
   parameter NC = 1'bz;
111
   output [N-1:0] out_A,out_Q;
112
   input [N-1:0] m_in_1, m_in_2;
113
   input ldA,ldQ,ldM,clrA,clrQ,clrFF,shiftA,shiftQ,clk,addsub,ldcnt,decr;
114
   wire [N-1:0] A,M,Q,Z;
   wire [3:0] count;
   wire s_out_A, s_out_Q, dum;
118
   assign Q0 = Q[0];
119
   assign eqz = ~|count;
120
   assign out_A = A;
121
122
   assign out_Q = Q;
   Multi_register A1(A,s_out_A,Z,ldA,clk,NC,shiftA,NC,NC,clrA);
124
   Multi_register Q1(Q,s_out_Q,m_in_2,ldQ,clk,s_out_A,NC,NC,shiftQ,clrQ);
125
126
   D_FF RQ(Qm,s_out_Q,clk,clrFF);
127
128
   Multi_register M1(M,dum,m_in_1,ldM,clk,NC,NC,NC,NC,NC);
129
```

```
ALU Alu1(Z,A,M,addsub);
131
132
    Counter C1(count,ldcnt,clk,decr);
133
134
   endmodule
135
136
137
138
139
140
    //-----CONTROLPATH------
141
142
    'timescale 1ns / 1ps
    module mul_controlpath(ldA,ldQ,DONE,
144
    ldcnt,decr,ldM,clrA,clrQ,clrFF,addsub,shiftA,shiftQ,Q0,Qm,eqz,clk,START);
145
146
   input Q0,Qm,clk,eqz,START;
147
   output reg ldA,ldQ,ldcnt,ldM,decr,addsub,DONE,clrA,clrQ,clrFF,shiftA,shiftQ;
148
   reg [2:0] state;
150
151
   parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011, S4 = 3'b100, S5 = 3'b101, S6 = 3'b110;
152
153
   always @(posedge clk)
154
155
156
   begin
157
    case(state)
158
159
160
   SO : if(START) state <= S1;
161
   S1 : state <= S2;
   S2: begin
   case({Q0,Qm})
164
165
   2'b10 : state <= S4;
166
   2'b01 : state <= S3;
167
   default : state <= S5;</pre>
168
169
   endcase
170
   end
171
   S3 : state <= S5;
172
   S4 : state <= S5;
173
   S5 : begin
174
   if(({Q0,Qm} == 2'b10) && !eqz) state <= S4;</pre>
   else if(({Q0,Qm} == 2'b01) && !eqz) state <= S3;</pre>
   else if(((\{Q0,Qm\} == 2'b11)||(\{Q0,Qm\} == 2'b00)) && !eqz) state <= S5;
   else if(eqz) state <= S6;</pre>
178
   end
179
180
   S6 : state <= S6;
181
    default : state <= S0;</pre>
183
184
   endcase
185
186
   end
187
188
```


189 always @(state)

```
190
    begin
191
192
    case(state)
193
194
    S0 : begin
195
    clrA = 1'b0;
    clrQ = 1'b0;
197
    clrFF = 1'b0;
198
    1dA = 1'b0;
199
   ldQ = 1'b0;
200
    ldM = 1,b0;
201
    decr = 1'b0;
    shiftA = 1'b0;
203
    shiftQ = 1'b0;
204
205
206
   S1 : begin
207
   clrA = 1'b1;
   clrFF = 1'b1;
   ldM = 1'b1;
210
   ldcnt = 1'b1;
211
    end
212
213
    S2 : begin
214
    clrA = 1'b0;
    clrFF = 1'b0;
216
    ldM = 1'b0;
217
    ldcnt = 1'b0;
218
    ldQ = 1'b1;
219
    end
220
    S3 : begin
    addsub = 1'b1;
223
    ldA = 1'b1;
224
    ldQ = 1'b0;
225
    shiftA = 1'b0;
^{226}
    shiftQ = 1'b0;
^{227}
    decr = 1'b0;
228
    end
229
230
    S4 : begin
231
    addsub = 1'b0;
232
   ldA = 1'b1;
233
   ldQ = 1'b0;
   shiftA = 1'b0;
    shiftQ = 1'b0;
236
237
    decr = 1'b0;
    end
238
239
    S5 : begin
240
    ldA = 1,b0;
^{241}
    ldQ = 1'b0;
242
    shiftA = 1'b1;
243
    shiftQ = 1'b1;
244
    decr = 1'b1;
245
    end
246
^{247}
248 S6:
             begin
```


```
DONE = 1'b1;
249
   decr= 1'b0;
250
   shiftA = 1'b0;
251
  shiftQ= 1'b0;
252
  ldA = 1'b0;
253
   end
256
   default : begin
257
258 clrA = 1,b0;
   shiftA = 1'b0;
259
   ldQ = 1'b0;
260
   shiftQ = 1'b0;
261
262
   endcase
263
264
   end
265
266
   endmodule
268
              -----MAIN MODULE-----
269
270
    'timescale 1ns / 1ps
271
   module Booth_Multiplier(out,START,M1,M2,clk);
^{272}
273
   parameter N = 8;
^{274}
   output reg [2*N-1:0] out;
275
   input [N-1:0] M1,M2;
276
   input clk,START;
277
278
279
   wire ldA,ldQ,ldM,shiftA,shiftQ,ldcnt,decr,clrA,clrQ,clrFF,addsub,DONE,QO,QM,eqz;
280
   wire [N-1:0] out1, out2;
282
   mul_controlpath CON(ldA,ldQ,DONE,ldcnt,decr,ldM,clrA,clrQ,
283
   clrFF, addsub, shiftA, shiftQ, QO, Qm, eqz, clk, START);
284
   mul_datapath DAT(out1,out2,Qm,eqz,Q0,ldA,ldQ,clrA,
285
   shiftA,clrQ,shiftQ,ldM,clrFF,addsub,clk,M1,M2,ldcnt,decr);
286
   always @(posedge clk)
288
   begin
289
290
   if(DONE == 1'b1) out <= {out1,out2};</pre>
291
292
293
   end
294
   endmodule
295
   //-----TEST BENCH------
296
297
    'timescale 1ns / 1ps
298
   module TEST;
299
300
   // Inputs
301
   reg START;
302
   reg [7:0] M1;
303
   reg [7:0] M2;
304
   reg clk;
305
307 // Outputs
```


```
wire [15:0] out;
308
309
   // Instantiate the Unit Under Test (UUT)
310
311 Booth_Multiplier uut (
312 .out(out),
313 .START(START),
314 .M1(M1),
315 . M2(M2),
   .clk(clk)
316
   );
317
^{318}
   initial begin
319
   clk = 0;
320
   forever #50 clk = ~clk;
321
322
323
^{324}
325 initial begin
326 // Initialize Inputs
327 START = 0;
_{328} M1 = 0;
   M2 = 0;
329
330
331
   // Wait 100 ns for global reset to finish
332
    #100;
   #10
334
335
  M1 = 8,00000101;
336
   M2 = 8'b00000100;
337
338
   #10
339
341
   START = 1'b1;
342
343 #100
_{344} START = 1,60;
^{345}
346
    // Add stimulus here
347
348
    end
349
350
351 endmodule
```

Simulation Results:



Schematic:





 $Please\ note\ the\ register\ can\ be\ similarly\ used\ for\ Multiplication\ and\ Division\ using\ various\ other\ algorithms.$