

Figure 1: Zoomed Schematic

#### 2 . Ans :

## Verilog Code using Structural Style:

```
-----STRUCTURAL STYLE------
  /// ALU
   'timescale 1ns / 1ps
  module ALU(A,B,C0,S1,S0,M,C_out,data_out
  parameter N = 4;
  parameter ZERO = 4'b0000;
  input [N-1:0] A,B;
11
  input S1,S0,M,C0;
12
  output [N-1:0] data_out;
13
  output C_out;
  wire [N-1:0] AND, OR, XOR, XNOR, PASS, SUM, DIFF1, DIFF2;
16
  wire cand, cor, cxor, cxnor, cpass, csum, cdiff1, cdiff2;
```

```
wire [N-1:0] comp_A, comp_B;
18
19
20 andop MO(A,B,AND);
21 assign cand = 1'bz;
_{22} orop M1(A,B,OR);
23 assign cor = 1'bz;
xorop M2(A,B,XOR);
25 assign cxor = 1'bz;
26 xnorop M3(A,B,XNOR);
27 assign cxnor = 1'bz;
ripple_adder AO(A,ZERO,CO,cpass,PASS);
ripple_adder A1(A,B,CO,csum,SUM);
30
   compop CB(B,comp_B);
  ripple_adder A3(A,comp_B,CO,cdiff1,DIFF1);
31
   compop CA(A,comp_A);
32
   ripple_adder A4(comp_A,B,CO,cdiff2,DIFF2);
33
34
  mux8to1 M81({cand,AND},{cor,OR},{cxor,XOR},{cxnor,XNOR},{cpass,PASS},{csum,SUM},{cdiff1,DIFF1},{cdiff
35
   endmodule
37
38
  // AND MODULE
39
40
   'timescale 1ns / 1ps
41
42 module andop(A,B,C
   parameter N=4;
44
   input [N-1:0] A,B;
45
46 output [N-1:0] C;
   genvar p;
47
48
  generate
for (p = 0; p < N; p = p+1)
51 begin: and1p
52 and AG(C[p],A[p],B[p]);
53 end
54 endgenerate
55
  endmodule
   // OR MODULE
57
   -----
58
   'timescale 1ns / 1ps
59
60 module orop(A,B,C
61 );
62 parameter N=4;
63 input [N-1:0] A,B;
64 output [N-1:0] C;
65 genvar p;
   generate
67
  for (p = 0; p < N; p = p+1)
69 begin : or1p
70 or OG(C[p],A[p],B[p]);
   end
71
   endgenerate
72
73
74
75 endmodule
76 // XOR MODULE
```

```
'timescale 1ns / 1ps
   module xorop(A,B,C
79
80 );
81 parameter N=4;
82 input [N-1:0] A,B;
83 output [N-1:0] C;
84 genvar p;
85
86 generate
  for (p = 0; p < N; p = p+1)
ss begin : xor1p
89  xor XG(C[p],A[p],B[p]);
   end
90
   endgenerate
91
92
93
94 endmodule
95 //XNOR MODULE
96
  'timescale 1ns / 1ps
97
98 module xnorop(A,B,C
99 );
parameter N=4;
101 input [N-1:0] A,B;
   output [N-1:0] C;
   genvar p;
103
104
105 generate
_{106} for (p = 0; p < N; p = p+1)
107 begin : xn1p
end
   endgenerate
110
111
112
   endmodule
113
114
   //COMPLEMENT MODULE
115
   -----
116
   'timescale 1ns / 1ps
117
118 module compop(A,C
119 );
120 parameter N=4;
121 input [N-1:0] A;
122 output [N-1:0] C;
123 genvar p;
124
125 generate
_{126} for (p = 0; p < N; p = p+1)
127 begin : comp1p
128  not NG(C[p],A[p]);
   end
129
   endgenerate
130
131
132
  endmodule
133
134
135 // FULL ADDER
```

```
136
    'timescale 1ns / 1ps
137
   module full_adder(A,B,Cin,Cout,S
138
   );
139
   input A,B,Cin;
   output Cout,S;
   wire [2:0] w;
143
144
   xor X1(w[0],A,B), X2(S,w[0],Cin);
145
   and A1(w[1],A,B), A2(w[2],w[0],Cin);
146
   or R1(Cout,w[1],w[2]);
    endmodule
149
150
   // RIPPLE ADDER
151
152
   'timescale 1ns / 1ps
  module ripple_adder(A,B,Cin,Cout,S
  parameter N = 4;
156
157 input [N-1:0] A,B;
158 input Cin;
159 output [N-1:0] S;
output Cout;
   wire [N:0] carry;
   assign carry[0] = Cin;
162
   assign Cout = carry[N];
163
164
   genvar p;
165
166 generate
  for (p=0; p<N; p=p+1)
  begin : fa_loop
   full_adder FA(A[p],B[p],carry[p],carry[p+1],S[p]);
170
   endgenerate
171
172
173
   endmodule
174
175
   // MUX 2X1
176
177
    'timescale 1ns / 1ps
178
   module mux2to1(in0,in1,sel,out
179
   parameter N = 5;
   input [N-1:0] in1, in0;
182
   input sel;
183
   output [N-1:0] out;
184
185
   assign out = (sel == 1'b0)? in0 : in1;
186
187
188
    endmodule
189
190
   //MUX 4X1
191
192
   'timescale 1ns / 1ps
   module mux4to1(in0,in1,in2,in3,sel,out
```


```
195
   parameter N = 5;
196
   input [N-1:0] in3,in2,in1,in0;
197
  input [1:0] sel;
198
  output [N-1:0] out;
   wire [N-1:0] t1,t0;
   mux2to1 MO(in0,in1,sel[0],t0);
202
   mux2to1 M1(in2,in3,sel[0],t1);
203
   mux2to1 M2(t0,t1,sel[1],out);
204
205
206
   endmodule
207
   // MUX 8X1
208
209
    'timescale 1ns / 1ps
210
   module mux8to1(in0,in1,in2,in3,in4,in5,in6,in7,sel2,sel1,sel0,out
211
212
   parameter N = 5;
  input [N-1:0] in0, in1, in2, in3, in4, in5, in6, in7;
215
  input sel2,sel1,sel0;
216
   output [N-1:0] out;
217
   wire [N-1:0] t1,t0;
218
219
   mux4to1 MO(in0,in1,in2,in3,{sel1,sel0},t0);
   mux4to1 M1(in4,in5,in6,in7,{sel1,sel0},t1);
221
   mux2to1 M2(t0,t1,sel2,out);
222
223
   endmodule
224
225
  // -----TEST BENCH-----
226
   'timescale 1ns / 1ps
  module TEST;
228
229
  // Inputs
230
   reg [3:0] A;
231
232 reg [3:0] B;
   reg CO;
233
   reg S1;
234
   reg SO;
235
   reg M;
236
237
  // Outputs
238
  wire C_out;
240 wire [3:0] data_out;
^{241}
^{242}
  // Instantiate the Unit Under Test (UUT)
243 ALU uut (
244 .A(A),
   .B(B),
245
   .CO(CO),
246
   .S1(S1),
^{247}
   .SO(SO),
248
   .M(M),
249
   .C_out(C_out),
250
251 .data_out(data_out)
252 );
253
```

```
254 initial begin
    // Initialize Inputs
255
_{256} A = 0;
_{257} B = 0;
_{258} CO = 0;
   S1 = 0;
   SO = 0;
_{261} M = 0;
262
   // Wait 100 ns for global reset to finish
263
<sup>264</sup> #100;
_{265} A = 4, b1100;
_{266} B = 4, b1010;
_{267} CO = 0;
    S1 = 0;
268
    SO = 0;
269
_{270} M = 0;
271 #100
_{272} A = 4, b1100;
_{273} B = 4'b1100;
274 CO = 0;
275 S1 = 0;
276 S0 = 1;
_{277} M = 1;
278 #100;
_{279} A = 4, b1100;
_{280} B = 4'b1010;
   CO = 0;
281
282 S1 = 1;
283 S0 = 0;
_{284} M = 0;
285 #100
_{286} A = 4, b1001;
_{287} B = 4'b1000;
_{288} C0 = 1;
289 S1 = 1;
_{290} S0 = 0;
_{291} M = 1;
_{292} #100
_{293} A = 4, b0100;
_{294} B = 4'b0110;
   CO = 1;
295
296 S1 = 1;
_{297} S0 = 1;
_{298} M = 1;
299 #100
_{300} A = 4, b0100;
_{301} B = 4, b0110;
_{302} C0 = 1;
    S1 = 1;
303
    S0 = 0;
304
    M = 1;
305
306
    // Add stimulus here
307
308
    end
309
310
   endmodule
311
```

# Simulation Results:



## Schematic:






Figure 2: Block Level Schematic




Figure 3: Fully Blown out Schematic

#### Remarks

- Please note that that the output can be followed by the bcd to 7 segment converter for displaying the output on a 7 segment display.
- The remaining user constraints can be added, for displaying the output as mentioned and it can be implemented on FPGA.

#### 3 . Ans:

# Verilog Code using Structural Style:

```
//-----Carry Save Adder-----
  //----(with ripple carry adder in final stage)-----
  //Full adder----
  'timescale 1ns / 1ps
  module full_adder(A,B,Cin,S,Cout
  );
  input A,B,Cin;
10
  output S,Cout;
11
12
  wire [2:0] w;
13
14
  xor X1(w[0],A,B),X2(S,Cin,w[0]);
15
  and A1(w[1], A, B), A2(w[2], w[0], Cin);
16
  or 01(Cout, w[1], w[2]);
17
18
  endmodule
19
20
21
  //Carry Save Adder-----
22
23
   'timescale 1ns / 1ps
24
  module carry_save_adder(A,B,S,Cout
25
26
  parameter N = 8;
  parameter ZERO = 8'b00000000;
  input [N-1:0] A,B;
29
  output [N-1:0] S;
30
  wire [N:0] S2;
31
  output Cout;
32
33
  wire [N:0] S1,C1;
  wire [N+1:0] C;
 assign S = S2[N-1:0];
  assign C[0] = 1'b0;
```