

ECE 3057: Architecture, Concurrency and Energy in Computation Summer 2019

Lecture 5: Performance & **Pipelining**

David Anderson


School of Electrical and Computer Engineering Georgia Institute of Technology


Acknowledgment: Lecture slides adapted from GT ECE 3056 (S. Yalamanchilli & T. Krishna), MIT 6.823 (Arvind and J. Emer) and CMU 18-447 (O. Mutlu)


Defining Performance


Example: which airplane has the best performance?

■ Depends on the metric you care about!










ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019


Throughput vs. Latency



Defining Processor Performance

- •What is the metric of performance?
 - Runtime
 - Time of completion
 - Throughput
 - Rate of completion
 - Energy-Efficiency
 - Runtime / Watt or Throughput / Watt
 - Thermal Efficiency
 - Temperature sensitivity
- Cost-Efficiency
 - Performance / \$

Processor Runtime



Instruction Count (IC) CPI

Cycle Time

How does the compute stack affect runtime?

- Algorithm
- IC
- Programming language
 - IC
- Compiler
 - IC
- Instruction set architecture
 - IC. CPI
- Microarchitecture
 - CPI, Cycle Time


ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

Cycle-Time

 Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
 - e.g., 250ps = 0.25ns = 250×10–12s
- Clock frequency (rate): cycles per second
- e.g., 4.0GHz = 4000MHz = 4.0×109Hz

ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

Cycles Per Instruction

- ■Instruction Dependent in Modern Processors
 - Multiplication takes more time than addition
 - Floating point operations take longer than integer ones
 - Accessing memory takes (in general) more time than accessing registers
- Note: changing the cycle time often changes the number of cycles required for various instructions

Trading off CPI and Cycle Time

- ■Single-Cycle Datapath
- CPI = 1, high cycle time
- Multi-Cycle Datapath
- CPI = [2, 3, 4], low cycle time
- Pipelined Datapath (today)
 - CPI = 1.x, low cycle time

Example

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - Aim for 6s CPU time
 - Can do faster clock, but causes 1.2 × clock cycles
 - How fast must Computer B clock be?

CPU Time A =
$$10 = IC \times CPI_A \times 1/(2E-9)$$

=> $IC \times CPI_A = 2E-8$

CPU Time B = 6 = IC x CPI_B x 1/f_B
=>
$$f_B$$
 = (IC x CPI_B)/6 = 1.2 x (IC x CPI_A)/6 = 4 GHz

ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

Relative Performance

"X is n times faster than Y"

- Example: time taken to run a program
- 10s on A, 15s on B
- Execution TimeB / Execution TimeA = 15s / 10s = 1.5
- ■So A is 1.5 times faster than B

ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

11

Program Execution time

$$ExecutionTime = \begin{bmatrix} n \\ \sum_{i=1}^{n} C_i \times CPI_i \end{bmatrix} \times cycle_time$$

$$CPI_{avg} = \frac{Clock\ Cycles}{Instruction\ Count} = \sum_{i=1}^{n} \left(CPI_{i} \times \frac{Instruction\ Count}{Instruction\ Count} \right)$$
Relative frequency

CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- ■Same ISA
- Which is faster, and by how much?

12

CPI Example

 Alternative compiled code sequences using instructions in classes A. B. C.

Class	Α	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
 - Clock Cycles $= 2 \times 1 + 1 \times 2 + 2 \times 3$ = 10
 - Avg. CPI = 10/5 = 2.0
- Sequence 2: IC = 6
 - Clock Cycles $= 4 \times 1 + 1 \times 2 + 1 \times 3$ = 9
 - Avg. CPI = 9/6 = 1.5

ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

Processor Benchmarking

- Programs used to measure performance
 - Supposedly typical of actual workload
- Examples
 - Standard Performance Evaluation Corp (SPEC)
 - Develops benchmarks for CPU, I/O, Web, ...
 - Media Bench Multimedia
 - EEMBC Embedded systems
 - Rodinia, Parboil: For GPU Systems
- SPECWeb, SPECJbb Enterprise systems
- Cloudsuite -- Datacenters
- Many more.....

ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

Pitfall: Amdahl's Law

- Suppose Processorold has Runtime of X
 - Processor_{new} can speedup a fraction "f" of the instructions by a factor of p T_{old}

Speed-up?

(1 - f) T_{new} Exec_time_{old} / Exec_time_{new} = 1/(1-f + f/p)(1 - f)

Max Speedup?

1/(1-f) E.g., if f = 90%, max speedup = 10X

Max speedup of any processor is limited by Amdahl's law

Processor Performance

Cycles Time = Instructions xTime Instruction Cycle Program Program


this lecture

Sections 4.5-4.10

Microarchitecture	CPI	cycle time	
Single-cycle unpipelined	1	long	
Pipelined	1	short	
Multi-cycle/Micro-coded	>1	short	

Single-Cycle vs Multi-Cycle vs Pipelined for 4 Independent ADDs






ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

The Laundry Analogy



- "place one dirty load of clothes in the washer"
- "when the washer is finished, place the wet load in the dryer"
- "when the dryer is finished, take out the dry load and fold"
- "when folding is finished, ask your roommate (??) to put the clothes away"
 - steps to do a load are sequentially dependent
 - no dependence between different loads
 - different steps do not share resources


ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech


May 23, 2019

1

Pipelining Multiple Loads of Laundry




Pipelining Multiple Loads of Laundry: 20 In Practice



the slowest step decides throughput

Pipelining Multiple Loads of Laundry: 21 In Practice



ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

May 23, 2019

An "Ideal" Pipeline

- Goal: Increase throughput with little increase in cost (hardware cost, in case of instruction processing)
- Repetition of identical operations
 - The same operation is repeated on a large number of different inputs (e.g., all laundry loads go through the same steps)
- Repetition of independent operations
 - No dependencies between repeated operations
- Uniformly partitionable suboperations
 - Processing can be evenly divided into uniform-latency suboperations (that do not share resources)
- Fitting examples: automobile assembly line, doing laundry
 - What about the instruction processing "cycle"?


ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

23

Ideal Pipelining



More Realistic Pipeline: Throughput


Nonpipelined version with delay T

BW =
$$1/(T+S)$$
 where $S =$ latch delay

k-stage pipelined version

Latch delay reduces throughput (switching overhead b/w stages)

$$BW_{k-stage} = 1 / (T/k + S)$$



ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

26

More Realistic Pipeline: Cost

Nonpipelined version with combinational cost G

Cost = G+L where L = latch cost



■ k-stage pipelined version

$$Cost = G + Lk$$



ECE 3057 | Su 2019 | L05: Perf & Pipelining


David Anderson, School of ECE, Georgia Tech

May 23, 2019

Time

May 23, 2019

5-Stage Processor Pipeline



ECE 3057 | Su 2019 | L05: Perf & Pipelining


David Anderson, School of ECE, Georgia Tech

May 23, 2019

27


Pipelined Pipeline Performance

Instruction Class	Instruction Fetch 2ns	Decode + Reg 1ns	ALU Operation 2ns	Memory Access 2ns	Register Write 1ns
ALU	√	✓	✓		✓
Load	✓	✓	√	✓	✓
Store	✓	✓	✓	✓	
Branch	✓	✓	✓		




7

Pipeline Performance



Operation View




ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019

Resource View




ECE 3057 | Su 2019 | L05: Perf & Pipelining

David Anderson, School of ECE, Georgia Tech

May 23, 2019


31

Graphically Representing Pipelines



- Shading indicates the unit is being used by the instruction
 - Shading on the <u>right half</u> of the register file (ID or WB) or memory means the element is being <u>read</u> in that stage
 - Shading on the <u>left half</u> means the element is being written in that stage

Graphically Representing Pipelines



- Can help with answering questions like:
 - how many cycles does it take to execute this code?
 - 6 cycles

ECE 3057 | Su 2019 | L05: Perf & Pipelining

- what is the ALU doing during cycle 4?
 - Executing subtract operation

32

Pipelining Example

