



ECE 3057: Architecture, Concurrency and Energy in Computation Summer 2019

Lecture 3: ISA Implementation – Hardwired Non-pipelined

David V. Anderson

School of Electrical and Computer Engineering
Georgia Institute of Technology

***Acknowledgment: Lecture slides adapted from MIT EECS 6.823 (Arvind and J. Emer)
and ECE 3056 (Tushar Krishna).***

Processor Performance

2

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}$$

- Instructions per program depends on source code, compiler technology and ISA
- Cycles per instructions (CPI) depends upon the microarchitecture
- Time per cycle depends upon the microarchitecture and the base technology


this lecture



Microarchitecture	CPI	cycle time
Single-cycle unpipelined	1	long
Pipelined	1	short
Micro-coded	>1	short


■ Combinational circuits

■ Mux, Demux, Decoder, ALU, ...



■ Synchronous state elements



■ Flip Flop, Register, Register File, SRAM, DRAM



Edge-triggered: Data is sampled at the rising edge

Register Files


4



No timing issues in reading a selected register

Register File Implementation


5



- Register files with a large number of ports are difficult to design
 - Limits the number of reads and writes per cycle
 - Today's systems: 32-64 entry Reg File, 4-8 ports

A Simple Memory Model

6



- Reads and writes are always completed in one cycle
 - a Read can be done any time (i.e. combinational)
 - If enabled, a Write is performed at the rising clock edge
(the write address and data must be stable at the clock edge)

Later in the course we will present a more realistic model of memory

Implementing MIPS:

Single-cycle per instruction
datapath & control logic

■ Processor State

- 32 32-bit GPRs, R0 always contains a 0
- 32 single precision FPRs, may also be viewed as
 - 16 double precision FPRs
- FP status register, used for FP compares & exceptions
- PC, the program counter
- some other special registers

All instructions are 32 bits

■ Data types

- 8-bit byte, 16-bit half word
- 32-bit word for integers
- 32-bit word for single precision floating point
- 64-bit word for double precision floating point

■ Load/Store style instruction set

- data addressing modes- immediate & indexed
- branch addressing modes- PC relative & register indirect
- Byte addressable memory- big endian mode


Execution of an instruction involves

1. Instruction fetch
2. Decode and Register fetch
3. ALU operation
4. Memory operation (optional)
5. Write back


and the computation of the address of the
next instruction

Datapath: Reg-Reg ALU Instructions (R-Type)

10




RegWrite Timing?



$rd \leftarrow (rs) \text{ func } (rt)$


Datapath: Reg-Imm ALU Instructions (I-Type)

11




Conflicts in Merging Datapath

12



Introduce
muxes




$rd \leftarrow (rs) \text{ func } (rt)$

$rt \leftarrow (rs) \text{ op immediate}$

Datapath for ALU Instructions

13



Datapath for Memory Instructions

14

Should program and data memory be separate?

Harvard style: *separate* (Howard Aiken (Mark I) influence)

- read-only program memory
- read/write data memory

- Note:

There must be a way to load the program memory

Princeton style: *the same* (von Neumann's influence)


- single read/write memory for program and data

- Note:

Executing a Load or Store instruction requires accessing the memory more than once

Load/Store Instructions (I-Type)

15



rs is the base register

rt is the destination of a Load or the source for a Store

addressing mode
(rs) + displacement

MIPS Control Instructions

16


- **Conditional (on GPR) PC-relative branch**



- BEQ/BNE subtracts the value of rs and rt, and adds offset to PC+4 to calculate the target address (offset is in words)

Conditional Branches (BEQ, BNE)


17



MIPS Control Instructions

18

■ Unconditional register-indirect jumps



- Jump through register (JR) jumps to address in register rs
- Jump-&-link through register (JALR) jumps to address in register rs and stores PC+4 into the link register (R31)


■ Unconditional absolute jumps



- Absolute jumps append target to PC<31:28> to calculate the target address


Register-Indirect Jumps (JR)

19



Register-Indirect Jump-&-Link (JALR)

20



MIPS Control Instructions

21

■ Unconditional register-indirect jumps



- Jump through register (JR) jumps to address in register rs
- Jump-&-link through register (JALR) jumps to address in register rs and stores PC+4 into the link register (R31)


■ Unconditional absolute jumps



- Absolute jumps append target to PC<31:28> to calculate the target address


Absolute Jumps (J, JAL)

22




Summary: Harvard-Style Datapath for MIPS

23




Hardwired Control is pure Combinational Logic

24



ALU Control & Immediate Extension

25



Hardwired Control Table

26

Opcode	ExtSel	ALUSrc	ALUOp	MemW	RegW	MemtoReg	RegDst	PCSrc
ALU	*	Reg	Func	no	yes	ALU	rd	pc+4
ALUi	sExt ₁₆	Imm	Op	no	yes	ALU	rt	pc+4
ALUiU	uExt ₁₆	Imm	Op	no	yes	ALU	rt	pc+4
LW	sExt ₁₆	Imm	+	no	yes	Mem	rt	pc+4
SW	sExt ₁₆	Imm	+	yes	no	*	*	pc+4
BEQ _{z=0}	sExt ₁₆	Reg	-	no	no	*	*	br_pc
BEQ _{z=1}	sExt ₁₆	Reg	-	no	no	*	*	pc+4
J	*	*	*	no	no	*	*	jump_pc
JAL	*	*	*	no	yes	PC	R31	jump_pc
JR	*	*	*	no	no	*	*	jr_pc
JALR	*	*	*	no	yes	PC	R31	jr_pc

ExtSel = sExt₁₆, uExt₁₆

MemW: N/Y

RegDst = rt / rd / R31

ALUSrc = Reg / Imm

RegW: N/Y

PCSrc = pc+4 / br_pc / jump_pc / jr_pc

ALUOp = Func/Op/+/-

MemtoReg = ALU / Mem / PC

Single-Cycle Hardwired Control:

Harvard architecture

27

We will assume

- clock period is sufficiently long for all of the following steps to be “completed”:

1. instruction fetch
2. decode and register fetch
3. ALU operation
4. data fetch if required
5. register write-back setup time

$$\Rightarrow t_C > t_{IFetch} + t_{RFetch} + t_{ALU} + t_{DMem} + t_{RWB}$$

- At the rising edge of the following clock, the PC, the register file and the memory are updated