#### **CS x290/ ECE x100**


Pipelining
Spring 2020
Notes copyright © Thomas M. Conte

PIPF-

1

## New (tiny) ISA for example

- Fixed 32-bit encoding per instruction
  - ◆ Next PC = PC+4 is always the next instruction
- o 32, 32-bit registers, plus PC and IR
- Arithmetic (e.g., ADD, AND, OR, SUB, etc):



- ♦ Format: ADD Rdest, Rsrc1, Rsrc2
- Regs[dest] = Regs[src1] + Regs[src2]
- O Load word:



- ◆ Format: LW Rdest, Imm(Rsrc1)
- Regs[dest] = Memory[Regs[src1] + signextend(lmm)]

## New (tiny) ISA (cont.)

- Store word: same encoding as LW
  - ♦ Format: SW Rdest, Imm(Rsrc1)
  - ♦ NOTE Rdest is a source, etc.!
  - ◆ Mem[Regs[src1] + signextend(lmm)] = Regs[dest]
- Branches




- ♦ Format: B<cond> Rsrc1, Imm
- ♦ Example: BEQZ R3, Label
- ♦ if (Regs[src1] == 0) then
  - ♦ PC = NPC + signextend(Imm)

"Imm" here is sometimes called "Pcoffset"


Now let's build the hardware for this...

PIPE-4



#### **Analysis**


- All instructions (except branch & store):
  - ♦ IF, ID, EX, MEM\*, WB
  - ◆ Each piece takes 1 cycle
- (\*note we don't need MEM for all ops, but we will include it for simplicity and balance)
- O CPI = 5
- Graphically (time flowing left to right):



6

## Pipelining speeds this up!

- Isolate each of IF, ID, EX, MEM, WB with latches
- When instruction *i* is in WB, *i*+1 is in MEM, etc.
- Graphically:



## **Pipeline diagrams**

Time: 3 5 9 6 ADD EX MEM WB ID EX MEM WB SUB ID EX MEM LW IF ID EX MEM **WB** ADD IF ID EX MEM WB

This is a standard way to show pipeline behavior

PIPE-

8

## Pipeline speedup (no stalls)

• For a pipeline of *n* stages for a long program:

$$\begin{split} \text{speedup} &= \frac{\text{exec. time unpipelined}}{\text{exec time pipelined}} = \frac{IC * CPI_{unpipe} * CT}{IC * CPI_{pipe} * CT} \\ &= \frac{CPI_{\text{unpipe}}}{CPI_{\text{unpipe}}/n + T_{\text{latch}}} \\ &= n \quad \text{(ideal case, $T_{\text{latch}}$=0, ignore pipeline fill time)} \end{split}$$



(Detail for computer engineers: The latch (leveltriggered) could instead be a flip-flop (edge triggered))

#### Pipeline hazards

- A hazard reduces the performance of the pipeline
  - A problem caused by both hardware design and the program's characteristics
- Three kinds:
  - Data hazards Dependencies between instructions prevent their overlapped execution
  - Structural hazards Not enough hardware resources for all combinations of instructions
  - Control hazards A branch instruction may change the PC, but not until stage 4. What do we fetch before that?

PIPF-10

10

## **Program characteristics, Hazards and Stalls**

#### **Program characteristics**

(e.g., dependencies, location of brances, "my car has bald tires")



#### **Hardware Hazards**

(e.g., control hazards, structural hazards, data hazards, "the roads are icy")




#### **Stalls**

(e.g., "bridge freezes before road: my car crashes")

- Not all program characteristics lead to hardware hazards!
- Not all hardware hazards lead to stalls!

#### Structural hazards

- Uncommon for our pipeline example
- O Consider a pipeline with a unified data+instruction cache:



PIPE-13

13

## **Modeling stalls**


$$speedup = \frac{CPI_{unpipe}}{CPI_{pipe}}$$


 $CPI_{pipe} = CPI_{nostall} + (ave. stall cycles per instruction)$ 

=1+(ave. stall cycles per instruction)

= 1+stalls where 'stalls' is an abbrev for ave stall cycles per inst.

speedup= 
$$\frac{\text{CPI}_{\text{unpipe}}}{\text{CPI}_{\text{pipe}}} = \frac{n}{1 + \text{stalls}}$$








- Add n slots to cover n holes
- ISA is changed to mean "*n* instructions after any branch are always executed"
- O Problem:
  - ISA feature that encodes pipeline structure: Difficult to maintain across generations
  - ◆ Typically can fill:
    - ♦ 1 slot 75-80% of time
    - ♦ 2 slots about 30% of time
    - ♦ >2 slots almost never (fahgettaboutit!)

GOOD SCENARIO	BAD SCENARIO
(branch doesn't depend on ADD)	(branch depends on ADD)
ADD R4, R2, R3 BEQZ R1, X NOP BEQZ R1, X ADD R4, R2, R3	ADD R1, R2, R3 BEQZ R1, X NOP  ADD R1, R2, R3 BEQZ R1, X NOP

## "Squash" slots

- If you can't fill slot(s) from before the branch, use instructions from either:
  - ◆ Target of branch (if frequently taken)
  - ◆ Fall-through of branch (if frequently not-taken)
- Example: fill from target (branch is frequently taken)



#### Squash slots (cont.)

 Each branch instruction now has two opcodes: BEQZ-likely and BEQZ-unlikely

6		1	5	5	15
Орсс	de		rs1	rd	

likely bit

- If compiler thinks branch is frequently taken
  - Compiler sets likely bit = 1 (use "BEQZ-likely")
  - Compiler fills "squash slots" from target
  - O Hardware knows to squash slot(s) if branch not-taken
- If compiler thinks branch is frequently not-taken
  - Occupiler sets likely bit = 0 (use "BEQZ-unlikely)
  - O Compiler fills "squash slots" from fall-through
  - O Hardware knows to squash slot(s) if branch taken
- If likely bit set unintelligently, most squash slot instructions must be squashed!

PIPE-20

20

#### Methods for setting likely bit

- Likely bit is essentially a static branch prediction
  - Compiler makes a prediction that is fixed for that branch
  - ◆ Likely bit = 1 means predict taken
  - ◆ Likely bit = 0 means predict not-taken
- Static branch prediction methods (compiler branch prediction)
  - **♦** Heuristics
    - ♦ Common one: Backward taken/Forward not taken
      - Could just use the sign bit of the branch offset=> eliminate likely bit from the instruction encoding!
  - Profiling
    - Run program once, see what the branches do, recompile and set likely bits

#### What about a deeper pipeline?

hypothetical pipeline of the future: consider BREQZ R1, G

branch behavior (value of R1) known here



branch behavior information needed here

- Next generation processor wants deeper pipeline
  - Old "delay slot" code no longer binary compatible!
- Solution:
  - Do away with delay slots and squashing branches—these go into the dustbin of history!

PIPE-22


22

#### Reducing Branch Stalls: The 3 W's

- Issues with Whether to branch:
  - (For conditional branches) Predict if it will branch or not, before execution
- Issues with Where to branch to:
  - ◆ Predicting where the branch will go (if taken)
- Issues with When the branch happens:
  - ♦ When to detect an undecoded instruction is a branch
- Optimal: try to determine all three in IF1 stage
  - Won't work perfectly (it's a prediction), but we can try our best

#### **Branch Target Buffer**

- What does Instruction Fetch stage know about an instruction?
  - ◆ Not much! Only the address of the instruction (PC)
  - ♦ So...Keep table of last known branch targets around
  - ◆ Table is written to by stage that knows the actual branch behavior (e.g., ID2, EX, -- depends on pipeline design)
  - ◆ Traditional name for this is a *Branch Target Buffer (BTB)*




PIPE-24

24

#### **Branch Target Buffer (cont.)**

- Instead of the tag comparison, just hash the PC
- This works because a lookup of the wrong entry just causes a misprediction (ie, a performance hit but the code still works!)
- Example hash: use middle bits from PC, e.g., if table is 512 entries, use bits PC[12:4]



#### Predicting Where with returns

- Problem: A lot of branches are return instructions - BTB fails on these because target address is dependent on call location – it keeps changing
  - Holding the last target address is a poor predictor unless the call site is always the same!
- Solution: Keep a hardware "stack" of return addresses
  - ◆ Push return address when a "call" instruction is seen
  - ◆ Pop buffer on returns to get prediction
  - ◆ Empirically need 4 to 8 entries for integer code



26

#### About the return address stack

Problem: stack is a fixed size, not ∞

Two program behavior scenarios:

- Shallow call depth ≤ N
- Very deep call depth >> N


A hardware stack of depth N will do a good job in scenario 1, but it will not in scenario 2.

When does scenario 2 happen?

- It's most common in recursive code
- In recursive code, the stack grows very deep
- BUT, the stack contains the same value (e.g., X)

stack would be full of many copies of X!

Solution: Always Copy the bottom of the hardware stack on Pops



ECE 463/521, Profs Conte/Rotenberg/Sair, Dept. of ECE, NC State University

#### Issues with Whether

- Predicting conditional branches
  - ◆ And sometimes unconditional branches if needed before the instruction's opcode is decoded
  - ◆ Our BTB does the equivalent of "whatever happened last" or a 1-bit scheme

PIPE-28

28

#### **Hardware branch prediction**


OFTEN is a separate table, the branch prediction buffer:



- Only answers the "WHETHER branch is taken or not" question
- Typically it has no tags and conflicts are allowed

# Smith *n*-bit "bimodal" counter predictor

• Replace prediction bit with n-bit counter:



30

#### Smith counter cont.

- Why it works:
  - Conditional branches at the end of a loop are taken often but only not taken once
    - ♦ "TTTTNTTTTN...
    - Ounter would be 01 11 11 11 10 11 11 11 11 10
    - ♦ The infrequent N does not chance the prediction
  - Conditional branches that guard an error condition are rare:
    - ♦ If (error) { handle error }
    - $\Diamond$  NNNNNNTNNNN ...
    - ♦ The rare T does not change the prediction
  - ♦ Smith called this property "inertia"
- Ravi Nair of IBM Research simulated all possible 2-bit state machines and found variants of the Smith counter were the best predictors
  - ♦ Variation was the initial state choice

## **Example of Smith counter**

5 mispredictions out of 19 branch executions

new state 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10


19 mispredictions out of 19: the infamous "toggle branch"


PIPE-32


32


## Improving the Smith counter


- Idea: Capture correlations between different branches
- Gselect:











#### Importance of branch prediction

CPI = 1 + stalls

If a branch is seen 20% of the time, and

The branch predictor is A% accurate, and

The penalty for a misprediction (pipeline depth dependent) is P, then

CPI = 1 + 0.2\*(1-A)\*P

Say A = 90% and P = 3 cycles, CPI = 1.06

Now say P = 6, CPI = 1.12

#### Remember that CPU Time = IC \* CPI \* CT

Want low CPI (good branch prediction) and low CT (deep pipelines)


Branch prediction accuracy allows deeper pipelines, thus faster processors!

ECE 463/521, Profs Conte/Rotenberg/Sair, Dept. of ECE, NC State University

PIPE-38

38

#### **Hybrid predictors**



- Both predictors supply a prediction-- pipeline uses only one
- Chooser ("confidence predictor") updated based on which predictor was correct
  - Increment chooser counter if #1 was correct, decrement if #2 was correct

## Program Characteristics: Types of dependencies

- O True-dependence (pure-dependence, flow-dependence)
  - ♦ ADD <u>R1</u>,R2,R3
  - ♦ SUB R4,R5,R1
  - ♦ Stall if pipeline has RAW hazards

#### Anti-Dependence

- ♦ ADD R3,R2,<u>R1</u>
- ♦ SUB <u>R1,R4,R5</u>
- Stall if pipeline has WAR hazards
- ◆ Due to reuse: Removed by using another register

#### Output-Dependence


- ♦ ADD <u>R1</u>,R2,R3
- ♦ SUB R1,R4,R5
- ♦ Stall if pipeline has WAW hazards
- ♦ Due to reuse: Removed by using another register


PIPE-40

40

#### **Data Hazards**


- Recall that hazards reduce the potential speedup of pipelining
  - ◆ Dependencies between instructions prevent their overlapped execution
- Kinds of data hazards
  - ◆ Read After Write (RAW)
    - **♦ Caused by pure dependence**
  - ◆ Write after Read (WAR)
    - ♦ Caused by anti-dependence
  - ◆ Write After Write (WAW)
    - **♦ Caused by output-dependence**
  - ◆ Read after Read (RAR)???
    - ♦ Really a structural hazard on read ports





#### **Data forwarding (cont.)**

 Need bypass3 ONLY if we do not follow the pipeline model where we write registers during the first half of a clock cycle and read them in the second




PIPE-45

45

#### Stalls due to data hazards

- o In our pipeline:
  - ♦ Most RAW hazards => no stall
  - ♦ Loads cause 1-cycle stall (cache hit)
    - ♦ This RAW hazard is so common, it's sometimes given its own name, a "load-use hazard"
  - Can "feature" the hazard by telling programmer that load values are not available until AFTER the next instruction – called a "Load Delay Slot"



#### Other data hazards

- WAR (write-after-read)
  - ♦ A ADD r1, <u>r2</u>, r3
  - ♦ B ADD <u>r2</u>, r4, r5
  - ♦ Hazard if B writes R2 before A reads R2
  - Modify example pipeline so that Icache misses do not stall instruction fetch, and you may get this hazard to occur:

ADD R5,R1, R6 IF miss miss miss fixed ID EX ADD R1, R3, R4 IF ID EX writes R1 during WB

DIDE 47

47

## Other data hazards (cont.)

- WAW (write-after-write)
  - ♦ A ADD <u>r1</u>, r2, r3
  - ♦ B ADD <u>r1</u>, r4, r5
  - ♦ Hazard if B writes R1 before A writes R1
  - Result: later instructions see wrong value in the register
  - ♦ Occurs if instructions can write register file out-of-order
  - Using the same pipeline that does not stall fetch on lcache miss:

writes 1st version of R1

ADD R1, R4, R5 IF miss fixed ID EX MEM WB
ADD R1, R2, R3 IF ID EX MEM WB

writes 2nd version of R1

#### Other data hazards (cont.)

- Handling WAR/WAW hazards
  - ◆ Stall the later instruction (stalls in WB stage)
  - ◆Compiler: don't reuse registers (not always possible, because you run out of registers...)
  - ◆Hardware: register renaming (see next major topic ILP)

PIPE-49

49

## And finally...

- O CPU time = IC x CPI x CT
- CPI= 1 + stalls
  = 1 + structural\_stalls + br\_stalls + data\_stalls
- Best CPI is CPI = 1
- ... Right???