


State Transition Diagram

Derrick Subnaik
Computer Architecture
Homework 5



Description of states

A: the difference of 0's and 1's is a multiple of 3, $r=0$, output 1

B: the difference of 0's and 1's is not a multiple of 3, $r=1$ or $r=2$, output 0

C: the difference of 0's and 1's is not a multiple of 3, $r=1$ or $r=2$, output 0

State transition diagram

Current state	Input	Next State
A	0	C
A	1	B
B	0	A
B	1	C
C	0	B
C	1	A

Output Table

Current State	Output
A	1
B	0
C	0

State Encoding

	S_1	S_0
A:	0	0
B:	0	1
C:	1	0

After State Encoding -

Current state		Input	Next state	
S_1	S_0	I	S_1'	S_0'
0	0	0	1	0
0	0	1	0	1
0	1	0	0	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0

<u>Current state</u>		<u>Output</u>
S_1	S_0	Y
0	0	1
0	1	0
1	0	0

K-Maps

$S_1 S_0$
 $I \begin{array}{c|c|c|c} & 00 & 01 & 11 & 10 \\ \hline 0 & 1 & 0 & X & 0 \\ \hline 1 & 0 & 1 & X & 0 \end{array}$
 $S_1 = S_0 I + \bar{S}_0 \bar{S}_0 \bar{I}$

K-Map

$$Y = \overline{S_0} \overline{S_1}$$

Moore FSM Circuit Schematic

