




USB接口



USB转串口



三路电源



Title **AX301** [Http://www.heijin.org](http://www.heijin.org)

Size: A4

Number: 1

Revision: 1.0

Date: 2017/5/22

Time: 9:07:55

Sheet 1 of 7


File: Y:\project\AX\AX4010\AX301_CD_A\01_硬件设计资料\原理图和PCB\1_POWER.SchDoc



A


A

U3A



EP4CE6F17C8

U3B



EP4CE6F17C8


B

B

VGA_VSYNC


29

U3C



EP4CE6F17C8

U3D




EP4CE6F17C8

C

C

D

D

Title AX301 <i>Http://www.heijin.org</i>			
Size: Orcad A	Number: 2	Revision:1.0	
Date: 2017/5/22	Time: 9:08:19	Sheet 2 of 7	
File: Y:\project\AX\AX4010\AX301_CD_A\01_硬件设计资料\原理图和PCB\2_FPGA.SchDoc			

U3E

BANK 5

IO	N13	RESET
IO	M12	S_DB1
IO	L12	S_DB3
IO	K12	S_DB7
IO	N14	S_DB2
IO, RUP3, (DM1R/BWS#1R)/(P15	DIG4
IO, RDN3, (DQ1R)/(P16	DIG2
IO, DIFFIO_R11n, (DQS3R/CQ3R#)/(DQS3R/CQ3R#)	R16	DIG7
IO, DIFFIO_R11p, (DQ1R)/(K11	S_NRAS
IO	N16	DIG1
IO, DIFFIO_R10n, (DQ1R)/(N15	DIG6
IO, DIFFIO_R10p, (DQ1R)/(L14	S_DB5
IO, VREFB5N0	L13	S_DB4
IO, (DQ1R)/(L16	S_DB14
IO, DIFFIO_R9n, (DQ1R)/(L15	S_DB15
IO, DIFFIO_R9p	J11	S_DB9
IO	K16	S_DB12
IO, DIFFIO_R8n, (DQ1R)/(K15	S_DB13
IO, DIFFIO_R8p, (DQS1R/CQ1R#,DPCLK4)/(DQS1R/CQ1R#,DPCLK4)	J16	S_DB10
IO, DIFFIO_R7n, (DEV_OE)	J15	S_DB11
IO, DIFFIO_R7p, (DEV_CLRn)	J14	S_DQM0
IO, DIFFIO_R6n, (DQ1R)/(J12	S_NCAS
IO, DIFFIO_R6p	J13	S_NWE
IO, (DQ1R)/(

EP4CE6F17C8

U3F

BANK 6

IO, DIFFIO_R4n, (INIT_DONE)	G16	S_DB8
IO, DIFFIO_R4p, (CRC_ERROR)	G15	S_DQM1
IO	F13	S_BA1
IO, DIFFIO_R3n, (nCEO)	F16	S_CKE
IO, DIFFIO_R3p, (CLKUSR)	F15	S_A12
IO, (DQS0R/CQ1R,DPCLK5)/(DQS0R/CQ1R,DPCLK5)	B16	S_A6
IO, VREFB6N0	F14	S_A10
IO, DIFFIO_R2n	D16	S_A11
IO, DIFFIO_R2p	D15	S_A9
IO	G11	S_BA0
IO, DIFFIO_R1n, (DQS2R/CQ3R)/(DQS2R/CQ3R)	C16	S_A8
IO, DIFFIO_R1p	C15	S_A7

EP4CE6F17C8

U3G

BANK 7

IO, DIFFIO_T21n	C14	S_A3
IO, DIFFIO_T21p, (DQ5T)/(DQ5T)	D14	S_A2
IO, DIFFIO_T20n	D11	SD_NCS
IO, DIFFIO_T20p, (DQS0T/CQ1T,DPCLK6)/(DQS0T/CQ1T,DPCLK6)	D12	SD_CLK
IO, DIFFIO_T19n	A13	A13
IO, DIFFIO_T19p, (DQ5T)/(DQ5T)	B13	B13
IO, PLL2_CLKOUTn	A14	S_A4
IO, PLL2_CLKOUTp	B14	S_CLK
IO, RUP4	E11	S_A1
IO, RDN4	E10	LED0
IO, DIFFIO_T18n, (DQ5T)/(DQ5T)	A12	A12
IO, DIFFIO_T18p, (DQ5T)/(DQ5T)	B12	B12
IO, DIFFIO_T17n, (DQ5T)/(DQ5T)	A11	A11
IO, DIFFIO_T17p, (DQ5T)/(DQ5T)	B11	B11
IO, VREFB7N0	C11	BUZZER
IO, DIFFIO_T16n	F10	SD_DIN
IO, DIFFIO_T16p, (DQS2T/CQ3T)/(DQS2T/CQ3T)	F9	LED1
IO, DIFFIO_T15n	F11	S_A0
IO, DIFFIO_T15p	A15	S_A5
IO, DIFFIO_T14n, (DQ5T)/(DQ5T)	A10	A10
IO, DIFFIO_T14p, (DQ5T)/(DQ5T)	B10	B10
IO, DIFFIO_T13n, (DQ5T)/(DQ5T)	C9	LED2
IO, DIFFIO_T13p, (DM5T/BWS#5T)/(DM5T/BWS#5T)	D9	LED3
IO, (DQS4T/CQ5T)/(DQS4T/CQ5T)	E9	E9
IO, DIFFIO_T12n	A9	A9
IO, DIFFIO_T12p	B9	B9

EP4CE6F17C8

U3H





BANK 8

IO, DIFFIO_T11n	A8	A8
IO, DIFFIO_T11p	B8	B8
IO, (DQS5T/CQ5T#)/(DQS5T/CQ5T#)	C8	C8
IO, (DQ3T)/(DQ5T)	D8	D8
IO, DIFFIO_T10n, (DATA2), (DQ3T)/(DQ5T)	E8	E8
IO, DIFFIO_T10p, (DATA3)	F8	F8
IO, DIFFIO_T9n, (DQ3T)/(DQ5T)	A7	A7
IO, DIFFIO_T9p, (DATA4), (DQ3T)/(DQ5T)	B7	B7
IO, DIFFIO_T8n	F6	VGAD4
IO, DIFFIO_T8p	F7	VGAD7
IO, VREFB8N0	C6	C6
IO, DIFFIO_T7n, (DQS3T/CQ3T#)/(DQS3T/CQ3T#)	A6	A6
IO, DIFFIO_T7p, (DQ3T)/(DQ5T)	B6	B6
IO, (DATA5), (DQ3T)/(DQ5T)	E7	E7
IO, (DATA6), (DQ3T)/(DQ5T)	F6	SDA
IO, DIFFIO_T6n, (DATA7), (DQ3T)/(DQ5T)	A5	A5
IO, DIFFIO_T5n	A2	A2
IO, DIFFIO_T5p, (DQ3T)/(DQ5T)	B5	B5
IO, DIFFIO_T4n, (DM3T/BWS#3T)/(DM5T/BWS#5T)	A4	A4
IO, DIFFIO_T4p	B4	B4
IO, DIFFIO_T3n	D5	D5
IO, DIFFIO_T3p	D6	D6
IO, DIFFIO_T2n	A3	A3
IO, DIFFIO_T2p	B3	B3
IO, (DQS1T/CQ1T#,DPCLK7)/(DQS1T/CQ1T#,DPCLK7)	C3	VGAD0
IO, DIFFIO_T1n	D3	VGAD2
IO, DIFFIO_T1p		


EP4CE6F17C8

Title	AX301 Http://www.heijin.org		*
Size:	Orcad A	Number:3	*
Date:	2017/5/22	Time: 9:08:36	*
File:	Y:\project\AX\AX4010\AX301_CD_A\01_硬件设计资料\原理图和PCB\3_FPGA.SchDoc		*
Sheet	3	of 7	









50M晶振




16Mbit串行FLASH(EPCS16)




JTAG口保护电路




1.2V and 3.3V add 10uF CAP




配置指示灯



JTAG接口



256Mbit SDRAM



Title **AX301** [Http://www.heijin.org](http://www.heijin.org)

Size: **Orcad A**

Number: 5

Revision: *

Date: 2017/5/22


Time: 9:08:53

Sheet 5 of 7


File: Y:\project\AX\AX4010\AX301_CD_A\01_硬件设计资料\原理图和PCB\5_SDRAM.SchDoc




EEPROM




实时时钟




40针扩展口




六位数码管




四个LED




40针扩展口






摄像头接口



蜂鸣器



SD卡座

