

# A Bootstrap Loader for x86 Based Workstations

Jacques Eloff  
eloff@cs.sun.ac.za

CS314 – Operating Systems  
Department of Computer Science  
University of Stellenbosch

## 1 Introduction

The primary responsibility of a bootstrap loader is to load an operating system or runtime environment into memory. When the code of the bootstrap loader is executed, the *central processing unit* (CPU) operates in real mode (16-bit mode). For older systems such as MS-DOS this is not a problem. However, modern operating systems like Windows, OS/2, Linux and Native Oberon operate in protected mode (32-bit mode) to utilize all of the system's resources and switching to protected mode becomes an additional responsibility of the bootstrap loader.

The report is divided into a number of sections. An overview of a typical start-up sequence is presented in Section 2. The primary and secondary stages of a simple bootstrap loader are described in Sections 3 and 4 respectively.

## 2 The Bootstrap Process

The term *cold boot* refers to the boot process when a PC is switched on and boots for the first time. A *warm boot* will only occur if the PC was reset, either by executing BIOS interrupt 19h using the INT nn instruction or pressing the *Alt-Ctrl-Del* key sequence while the BIOS reset flag at physical address 00472h is set to 1234h [2]. The processor automatically starts executing at a fixed address in memory (FFFF0h). A jump instruction is executed and control is transferred to the *power-on self test* (POST) routines if a cold boot was executed, otherwise the POST is skipped.

The POST routines conduct a number of tests, such as determining the amount of memory and video display adapter type. Once these tests are completed, control is transferred to the *read-only memory* (ROM) bootstrap loader. The ROM bootstrap loader proceeds by searching for a suitable device containing a bootstrap loader. Such a device may include a removable diskette, fixed disk, CD-ROM or other bootable media. Once located, the ROM bootstrap routine will read the first sector (boot sector) from this device into memory at address 07C0h:0000h (physical address 07C00h) before transferring control to the newly loaded program.

The physical size of the boot sector is typically only 512 bytes. Depending on the requirements of the system, this either implies that the bootstrap loader must fit into 512 bytes (executable code and data) or that the loader must be separated into different stages, spread over multiple sectors and making the primary stage responsible for loading the remainder of the bootstrap loader into memory. The loader described in this document follows the latter approach.

## 3 The Primary Stage

The ROM bootstrap routine read the boot sector and copied the data to physical address 07C00h before executing a jump instruction to transfer control to the bootstrap loader. The primary stage

of the bootstrap loader will now perform the following tasks:

**Lines 36..38** The BIOS screen services, provided by software interrupt 10h, are used to initialize the video display (Mode 3, 80x25 alphanumeric text).

**Lines 40..44** The JMP instruction that transferred control to the loader only initialized the code segment selector (CS) and instruction pointer IP. The location and size of the stack is unknown and the remaining segment selectors (DS, ES, SS) also contain unknown values. The segment selectors are now initialized and a temporary stack is created at address 8000:9000 (physical address 89000) as illustrated in Figure 1(a).

**Lines 46..52** The BIOS equipment flag is read using software interrupt 11h and its value is stored in the `Equipment_Status` variable. The contents of this variable will be used at a later stage to obtain additional information related to the system's configuration. At this point the loader isolates bits 4 and 5 to determine the type of the display adapter (colour or monochrome). The loader initially assumes that a colour adapter is present, but will modify the `Display_Base` address variable if a monochrome adapter is present, ensuring proper behaviour of the loader's output primitives [6].

Although the BIOS provides a number of display primitives, the loader requires more specialized functions, for example, displaying a value in hexadecimal notation. Furthermore, the BIOS routines are fairly slow and will be obsolete once the processor is switched to protected mode, making it impossible for the loader to display important information.

**Lines 61..77** After selecting an appropriate display base address, the loader determines whether or not the installed CPU is at least an 80386 processor. The detection routine is based on certain characteristics of the 80286 processor and the loader will display an error message if an 80286 processor was discovered [2, 5].

**Lines 79..106** The loader now uses the BIOS disk services (software interrupt 13h) to load its remaining portions into memory. The loader will assume that it is booting from a 1.44Mb removable diskette and will attempt the load operation three times when encountering problems before displaying an error message and aborting the load operation. The secondary stage is placed directly after the primary stage to form a contiguous block as illustrated in Figure 1(b).

**Lines 113..119** The loader is now relocated to physical address 80000h to create gap in memory large enough to hold the kernel or runtime environment and is illustrated in Figure 1(c). Finally, control is transferred to the secondary stage by executing a JMP instruction to address 8000h:0000h.

**Lines 127..314** This portion of the loader contains the various display primitives and variables used throughout the loader.

## 4 Stage 2

The secondary stage of the loader performs a number of tasks, including switching the processor to protected mode.

**Lines 326, 327** The data segment selector DS is reloaded allowing memory references to be correctly resolved after the loader was relocated.

**Lines 332..449** The loader now gathers additional information regarding the system's configuration and stores the information in the boot table as illustrated in Figure 4. The boot table provides a mechanism to transfer information to the kernel to assist with configuring various devices. The first entry in the boot table is located at physical address 009FCh. Every entry




Figure 1: Memory layout during the primary stage of the bootstrap loader.

is exactly 4 bytes long and the boot table grows down toward address 0 as illustrated in Figure 2(a). Determining the amount of memory installed is somewhat problematic and a more detailed explanation can be found in Section 5.

**Lines 454..461** The kernel or runtime environment is loaded into memory at physical address 01000h as illustrated in Figure 2(b). The `LOAD_IMAGE` procedure (lines 709 to 829) is responsible for loading the kernel image into memory.

For simplicity, it is assumed that the system is contained on a 1.44Mb diskette. The geometry of a 1.44Mb diskette is fairly simple: 80 tracks in total, 18 sectors per track, 2 heads and a sector size of 512 bytes. A temporary disk buffer located at physical address 90000h is used to facilitate the transfer. The buffer's location also ensures that DMA boundary crossings will not occur.

Although it is possible to read the runtime system directly into memory, the disk buffer makes it easier to deal with segment boundaries. The runtime system's entry point is located at 0000:1000 (physical address 1000). Given that only 9K ( $18 \times 512$ ) is transferred, loading the runtime system directly into memory would present a problem because the last 9K read into a segment would overflow into the next. By using the disk buffer, the loading process is separated into two parts. The first deals with segment overruns when the amount of space left in the current segment is less than 9K (lines 782 to 805) and is illustrated in Figure 3(a). The second part simply copies the whole disk buffer to the area allocated for the runtime system (lines 807 to 814) and is illustrated in Figure 3(b).

**Lines 463..508** The kernel stack is now allocated directly above the kernel. The loader assumes that the kernel image was created using the *Oberon* linker. Images created with the *Oberon* linker contain a special header that records important information such as the address at which the image was linked and where the image stops. This information is used to determine where the kernel stack should start. The loader will automatically choose an address that is aligned on a 4K page boundary and will ensure that the end of the kernel image and stack bottom are separated by a full 4K page. The linear address of the stack top is calculated

and stored in the boot table along with the stack size. The loader now switches to the kernel stack by converting the linear address of the stack top into a segment and offset. The `SS` segment selector and stack pointer `SP` are reloaded to complete the stack switch.

**Lines 525..527** The loader begins preparing the system for the switch to protected mode. The diskette motor is turned off because the BIOS may not do so in time before interrupts are disabled.

**Lines 533..536** Maskable interrupts are disabled by executing a `CLI` instruction. Only *non-maskable interrupts* (NMIs) can occur at this point such as memory parity errors.

**Lines 548..577** Address line 20 (A20) is activated. When A20 is inactive, memory addresses above FFFFFh will be truncated to fall within the first 1Mb of addressable memory, effectively wrapping around. This feature was kept to ensure backwards compatibility because it was found that certain legacy software systems actually relied on this feature of the 8088 processor.

Matters are further complicated by the fact that a pin on the keyboard controller is used to control the AND gate that toggles A20. When IBM introduced the ability to activate A20, they found that the keyboard controller contained an unused pin and decided to use it to control A20. However, this method does not always work. Certain systems contain a setting in the CMOS that allow users to select a fast gating option. When this option is enabled, the system will not always respond to the preceding method. An alternative is to use the system control I/O port (port 92h) to enable A20. The loader will always attempt to use the keyboard controller first. A simple test is performed to see if A20 is enabled. If not, the system control port is used and the test is repeated. The loader will display an error message if A20 is still not active.

**Lines 585..611** The processor requires a number of data structures to operate in protected mode [1, 3, 4]. The first structure that is initialized is called the *interrupt descriptor table* (IDT) and will replace the old *interrupt vector table* (IVT) used in real mode. The base address and size of the IDT is loaded into the *interrupt descriptor table register* (IDTR) using the `LIDT` machine instruction. Note that an empty IDT is specified because the kernel will create the actual IDT.

The second structure is called the *Global Descriptor Table* (GDT) and contains entries that describe various memory segments (refer to lines 918..923). The loader creates three segment descriptors: a NULL descriptor, a code segment descriptor and a data segment descriptor. Note that these descriptors specify single segments spanning the complete 4GB of addressable memory, effectively creating a linear address space. The `LGDT` instruction is used to load the *global descriptor table register* (GDTR) with the GDT's base address and size.

**Lines 618..630** The entry point of the kernel is pushed on the stack. The first item is the code segment selector (`CS`). Note that its actual value is 8 (the offset of the code segment descriptor in the GDT). The second value contains the offset inside the code segment (`EIP`). The linear offset of the stack top is computed and stored in `EDX` and will later be loaded into `ESP` when the processor operates in protected mode.

**Lines 646..661** The processor is switched to protected mode by setting the *Protection Enable* bit in control register 0 (`CR0`). The 80286 did not contain any control registers. Instead, the *machine status word* (`MSW`) register was used to switch the processor to protected mode and special instructions (`LMSW` and `SMSW`) were provided to load and store the `MSW` register. The `MSW` register became the lower 16 bits of `CR0` when control registers were introduced in the 80386. A `JMP` instruction is executed after switching to protected mode to serialize the CPU by flushing the instruction pipeline and prefetch queues.

All the segment selectors, except for `CS`, are reloaded to reference the data segment descriptors in the GDT and the stack pointer `ESP` is loaded with the offset of the kernel stack top




Figure 2: Memory layout during the secondary stage of the bootstrap loader.




Figure 3: Copying the disk buffer when loading the runtime system.

that was computed earlier. A far return (RET) instruction is executed. The RET instruction will pop the instruction pointer (EIP) and code segment selector (CS) from the stack and transfer control to the kernel.

## 5 Memory Detection

Determining the amount of memory installed in a system is a fairly complex and error prone task. The bootstrap loader uses three techniques based on various functions provided by BIOS interrupt 15h.

00FFC	Display base address
00FF8	Diskette installed
00FF4	Diskette total
00FF0	Serial total
00FEC	COM4 base address
00FE8	COM3 base address
00FE4	COM2 base address
00FE0	COM1 base address
00FDC	Display adapter address register
00FD8	Kernel stack top
00FD4	Kernel stack size
00FD0	Extended memory in Kb (Int 15H, 88H)
00FCC	Extended memory in Kb (Int 15H, E801H)
00FC8	Number of SMAP Entries (Int 15H, E820H)

Figure 4: The boot table

### 5.1 Interrupt 15h, function 88h

This function is present in almost every BIOS and reports the amount of extended memory up to 63Mb, but on some systems it only reports the first 15Mb. The operating system should attempt to discover if additional memory is installed if the reported amount is either 63Mb (64512K) or 15Mb (15360K).

### 5.2 Interrupt 15h, function e801h

This function reports the amount of contiguous 1K blocks up to the 16Mb limit as well as the number of 64K blocks present above the 16Mb limit. The loader converts the amount of 64K blocks into 1K blocks and stores the total amount of 1K memory blocks in the boot table (lines 409 to 414).

### 5.3 Interrupt 15h, function e820h

This function forms part of the *advanced configuration and power management interface* (ACPI) and is only available in newer BIOS releases. The function returns a memory map and must be called multiple times to obtain the complete map. The loader records the number of entries returned and also stores the map. Each entry in the memory map requires 20 bytes and conforms to the structure shown in Table 1

Offset	Size	Description
0	4	Base address (bits 0...31)
4	4	Base address (bits 32...63)
8	4	Length (bits 0...31)
12	4	Length (bits 32...63)
16	4	Block type (1=ARM, 2=ARR)

Table 1: Layout of System Memory Map entries

*Address range memory* (ARM) blocks can be used by the operating system's memory manager for allocation. *Address range reserved* (ARR) blocks are reserved and may not be used for allocation by the operating system.

## 6 Disk Errors

The bootstrap loaders will display the BIOS disk error codes whenever a disk error occurs. The codes and their meanings are listed in Table 2.

Status	Meaning	Status	Meaning
00h	No error	09h	DMA boundary error
01h	Bad command	10h	CRC error on disk read
02h	Address mark not found	20h	Controller failed
03h	Write protected	40h	Seek failed
04h	Invalid track/sector	80h	Device not responding
05h	Reset operation failed	AAh	Drive not ready
06h	Diskette change line active	BBh	Undefined
07h	Illegal drive parameters	CCh	Write fault
08h	DMA overrun		

Table 2: BIOS disk status.

## References

- [1] John H. Crawford and Patrick P. Gelsinger. *Programming the 80386*. Sybex, 1997.
- [2] Terry Dettman and Allen L. Wyatt. *DOS Programmer's Reference Manual*. QUE, 4th edition, 1994.
- [3] Intel Corporation. *Intel Architecture Developer's Manual, Volume 3: System Programming*, 1997.
- [4] Tom Shanley. *Protected Mode Software Architecture*. Addison Wesley, 1996.
- [5] Frank van Gilluwe. *The Undocumented PC*. Addison Wesley, 1997.
- [6] Richard Wilson. *Programmer's Guide to PC and PS/2 Video Systems*. Microsoft Press, 1987.

## A Source Code

```

1  ;*****
2  ;* Bootstrap loader for CS314, 28.12.2003
3  ;* University of Stellenbosch
4  ;* Jacques Eloff (eloff@cs.sun.ac.za)
5  ;*
6  ;* References:
7  ;* - Allen L. Wyatt, DOS Programmer's Reference, 4th edition, 1994, QUE Publishing
8  ;* - John H. Crawford and Patrick P. Gelsinger, Programming the 80386, 1986, Sybex
9  ;* - Intel Architecture Developer's Manual, Volume 3: System Programming, order no
10 ;* 243192, 1997, Intel Corporation (Chapter 8)
11 ;* - IBM Personal Computer Technical Reference, 1st edition, 1986, International
12 ;* Business Machines Corporation
13 ;* - Pieter Muller, A Bootstrap Mechanism for the Gneiss Kernel, 1995, Technical Report
14 ;* TR-950100, Department of Computer Science, University of Stellenbosch
15 ;* - Native Oberon bootstrap loader (OBL.ASM) by Pieter Muller, ETH Zurich
16 ;* - van Gilluwe, Undocumented PC, 2nd Edition, Addison Wesley
17 ;* - BIOS documentation by Ralph Brown
18 ;*****
19
20 %include "boot.inc" ; Constants
21 %include "boot.mac" ; Macro's
22 ORG 0
23 CODESEG
24
25 ;*****
26 ;* The object code is loaded at address 07c0:0000 (physical address 07c00)
27 ;* by the ROM bootstrap routines. At this point, only CS points to segment
28 ;* 07c0 so the remaining segment registers must be initialized to satisfy
29 ;* memory references. The following tasks are performed:
30 ;* - Switch to 80x25 text mode using the BIOS screen services and determine
31 ;* the display type (colour or monochrome)
32 ;* - Initialize the segment registers
33 ;* - Create a small stack at 8000:9000 (physical address 89000)
34 ;* - Check to ensure that the processor is at least an 80386
35 ;*****
36 mov ax, 03h ; AH = 0: Initialize display function
37 ; AL = 3: Select 80x25 text mode
38 int 10h ; Call BIOS screen services
39
40 mov ax, 07c0h ; Setup registers to point to current segment
41 mov ds, ax
42 mov ax, STACK_SEGMENT
43 mov ss, ax
44 mov sp, STACK_OFFSET ; Stack starts at 8000:9000
45
46 int 11h ; Call BIOS 'Get Equipment Status' service
47 mov [Equipment_Status], ax ; Store equipment information for later
48 and ax, 30h ; Isolate bits 4 and 5 (display adapter
49 ; information)
50 cmp ax, 30h
51 jne detect_386
52 mov dword [Display_Base], 0b0000000h ; Adjust display address for monochrome
53
54 ;*****
55 ;* The bootstrap loader is designed for a 80386 or later model processor. The flag
56 ;* register of the 80286 contains the IOPL bits, but won't allow us to set them. We can
57 ;* use this to determine if we're working with a 80386 or later model CPU. The bootstrap
58 ;* loader will stop executing and display an error message if an 80286 processor is
59 ;* detected.
60 ;*****
61 detect_386:
62 ClearDisplay BG_BLACK | FG_WHITE ; Clear the display, set display attribute
63 ; and display location to (0, 0)
64 pushf
65 pop ax

```

```

66     or     ax, 3000h           ; Set IOPL bits
67     push  ax
68     popf                     ; If it is an 80286 processor, then the
69                               ; IOPL bits will be reset by the CPU
70
71     pushf
72     pop  ax
73     test ax, 3000h
74     jnz  load_2nd_stage
75     WriteString Error_Msg1      ; Display error message
76
77 .no_386:
78     jmp  .no_386
79
80 load_2nd_stage:
81                               ; Load the remaining portion of the
82                               ; bootstrap loader into memory
83
84 .repeat:
85     call  RESET_DISK_DRIVE
86     les  bx, [Address_Stage_2] ; ES:BX points to disk buffer
87     mov  ah, BIOS_READ_SECTOR ; AH = 2: Read Disk Sector function
88     mov  al, BOOTSTRAP_SECTORS ; AL = ?: Number of sectors to read
89     mov  cx, 0002h            ; CH = 0: Track number
90                               ; CL = 2: Starting sector (BIOS numbers disk
91                               ; sectors from 1)
92     xor  dx, dx               ; DH = 0: Head, DL = 0: Drive
93     int  13h                  ; Call BIOS disk services
94     jnc  relocate_loader      ; Carry flag (CF) set if error occurred
95     dec  byte [Retry]          ; (AH contains the controller status)
96     jnz  .repeat              ; Retry operation at least three times
97                               ; before reporting the disk error
98
99     push  eax
100    WriteString Error_Msg2      ; Display error message
101
102    pop  eax
103    and  eax, 0ff00h
104    shr  eax, 8
105    call WRITE_HEX              ; Display result code of disk operation
106
107 .disk_error:
108     jmp  .disk_error           ; Go into endless loop. User must reset
109                               ; system to try again or use a new disk
110
111 ;*****
112 ;* Relocate the complete bootstrap loader to the top of memory (128K below the display
113 ;* memory).
114 ;*****
115 relocate_loader:
116     les  di, [Relocate_Destination]
117     lds  si, [Relocate_Source]
118     mov  ecx, BOOTSTRAP_SIZE
119     cld
120     rep  movsd
121     jmp  SEGMENT_2ND:OFFSET_2ND ; Transfer control to 2nd stage
122
123 ;*****
124 ;* PROCEDURE: RESET_DISK_DRIVE
125 ;* INPUT: none
126 ;* Reset the disk drive. This procedure should be called to prepare for disk I/O or when
127 ;* encountering disk access errors.
128 ;*****
129 RESET_DISK_DRIVE:
130     mov  ah, BIOS_RESET_DISKETTE ; AH = 0: Reset Disk System function
131     xor  dx, dx                   ; DL = 0: Drive
132     int  13h                     ; Call BIOS disk services
133     ret

```

```

133 ;*****
134 ;* PROCEDURE: WRITE_CHAR
135 ;* INPUT: AL
136 ;* Writes the character specified in AL to the display at the current screen position
137 ;* using the current display attribute.
138 ;*****
139 WRITE_CHAR:
140     cld
141     les  di, [Display_Base]
142     add  di, [Display_Pos]
143     mov  ah, [Display_Attribute]
144     stosw
145     add  word [Display_Pos], 2
146     mov  ax, [Display_Pos]
147     cwd
148     mov  cx, DISPLAY_SIZE
149     div  cx
150     mov  word [Display_Pos], dx
151     ret
152
153 ;*****
154 ;* PROCEDURE: WRITE_STRING
155 ;* INPUT: SI
156 ;* Writes the character string specified in SI to the display at the current screen
157 ;* position using the current display attribute. The string must be NULL terminated.
158 ;*****
159 WRITE_STRING:
160     .while:
161     lodsb
162     cmp  al, 0
163     jz   .done
164     push si
165     call WRITE_CHAR
166     pop  si
167     jmp  .while
168 .done:
169     ret
170
171 ;*****
172 ;* PROCEDURE: WRITE_LN
173 ;* INPUT: none
174 ;* Updates the current screen position to the next line. The position will automatically
175 ;* wrap to the start of the display if WRITE_LN is called when the current screen
176 ;* position references the last line.
177 ;*****
178 WRITE_LN:
179     .while:
180     mov  ax, [Display_Pos]
181     cwd
182     mov  cx, DISPLAY_WIDTH
183     shl  cx, 1
184     div  cx
185     cmp  dx, 0
186     jz   .done
187     mov  al, 20h
188     call WRITE_CHAR
189     jmp  .while
190 .done:
191     ret
192
193 ;*****
194 ;* PROCEDURE: WRITE_HEX
195 ;* INPUT: EAX
196 ;* Displays the contents specified in EAX in hexadecimal at the current screen position
197 ;* using the current display attribute.
198 ;*****
199 WRITE_HEX:

```

```

200    cld
201    mov    bx, Hex_Chars
202    mov    ecx, eax
203    mov    si, 8
204    .while:
205        rol    ecx, 4
206        mov    al, cl
207        and    al, 0fh
208        xlatb
209        mov    ah, [Display_Attribute]
210        les    di, [Display_Base]
211        add    di, [Display_Pos]
212        stosw
213        add    word [Display_Pos], 2
214        mov    ax, [Display_Pos]
215        cwd
216        mov    di, DISPLAY_SIZE
217        div    di
218        mov    word [Display_Pos], dx
219        dec    si
220        jnz    .while
221        ret
222
223 ;*****
224 ;* PROCEDURE: GOTOXY *
225 ;* INPUT: AL, BL *
226 ;* Changes the current position to the specified row (AL) and column (BL) *
227 ;*****
228 GOTOXY:
229     and    ax, Offh
230     mov    cl, DISPLAY_WIDTH
231     imul   cl
232     and    bx, Offh
233     add    ax, bx
234     shl    ax, 1                ; AX: ((y*DISPLAY_WIDTH)+x)*2
235     cwd
236     mov    bx, DISPLAY_SIZE
237     div    bx
238     mov    [Display_Pos], dx
239     ret
240
241 ;*****
242 ;* PROCEDURE: CLEAR_DISPLAY *
243 ;* INPUT: AH *
244 ;* Clears the display to the attribute specified in AH. Resets the current position *
245 ;* to 0,0 and sets the current attribute to AH. *
246 ;*****
247 CLEAR_DISPLAY:
248     cld
249     les    di, [Display_Base]
250     mov    cx, DISPLAY_SIZE
251     shr    cx, 1
252     mov    al, 20h
253     rep    stosw
254     mov    word [Display_Pos], 0h
255     mov    [Display_Attribute], ah
256     ret
257
258 ;*****
259 ;*      INITIALIZED VARIABLES *
260 ;*****
261 DATASEG1
262     Error_Msg1    db 'ERROR: CPU is not an 80386', 0
263     Error_Msg2    db 'ERROR: Disk error - ', 0
264     Hex_Chars     db "0123456789ABCDEF"
265
266     Display_Base  dd 0b8000000h

```

```

267     Display_Attribute    db 07h
268     Display_Pos          dw 0000h
269
270 ; Segment:Offset where second stage is loaded
271     Address_Stage_2      dd 07c00200h
272
273 ; Number of times to retry disk operations
274     Retry                db 03h
275
276 ; Segment:Offset of bootstrap loader at startup
277     Relocate_Source      dd 07c00000h
278
279 ; Segment:Offset where bootstrap loader will be relocated
280     Relocate_Destination dd 80000000h
281
282 ; BIOS equipment status word result (int 11h)
283     Equipment_Status     dw 0000h
284
285 ;*****
286 ;* Some variables are needed to track the progress of loading the kernel from the *
287 ;* diskette into memory. (Also refer to the LOAD_IMAGE procedure) *
288 ;*****
289 ; Destination segment where images are loaded (LOAD_IMAGE)
290     D_Segment            dw 0000h
291
292 ; Destination offset where images are loaded (LOAD_IMAGE)
293     D_Offset             dw 0000h
294
295 ; Segment:Offset in memory where disk buffer resides (LOAD_IMAGE)
296     dsk_Buffer           dd 90000000h
297
298 ; Initially, LOAD_IMAGE starts with head 1
299     dsk_Head             db 01h
300
301 ; Initially, LOAD_IMAGE starts with track 0
302     dsk_Track            db 00h
303
304 ; Total number of tracks read
305     trk_Read             dw 0000h
306
307 ; Total number of tracks to read
308     trk_Total            dw 0000h
309
310 ; Current sector position. The BIOS and FDC number disk sectors from 1, not 0
311     sec_Current          db 01h
312
313     TIMES 510-($-$$) db 0                ; Zero-out up to 510-byte boundary
314     dw 0xAA55                          ; and mark end of sector
315
316 ;*****
317 ;*      SECOND STAGE OF BOOTSTRAP LOADER *
318 ;* *
319 ;* The second stage of the bootstrap loader spans a number of sectors and contains code *
320 ;* to perform the following functions: *
321 ;* - Setting up the boot table *
322 ;* - Loading the runtime environment into memory *
323 ;* - Switching the processor to protected mode and transferring control to *
324 ;* the runtime environment *
325 ;*****
326     mov    ax, SEGMENT_2ND
327     mov    ds, ax
328
329 ;*****
330 ;* Gather some additional information and update the boot table *
331 ;*****
332     xor    ax, ax
333     mov    es, ax

```

```

334 mov di, BT_DISPLAY_BASE
335 mov eax, [Display_Base]
336 shr eax, 12
337 mov [es:di], eax ; Update boot table
338
339 mov ax, [Equipment_Status]
340 and eax, 00000001h ; Bit 0 of equipment status indicates
341 ; if a diskette drive is installed
342 mov di, BT_DISKETTE_INSTALLED
343 mov [es:di], eax ; Update boot table
344
345 mov ax, [Equipment_Status]
346 shr eax, 6
347 and eax, 00000003h ; Bits 6 and 7 of equipment status
348 ; contain the number of diskette drives
349 inc eax ; 00 - 1 drive installed when bit 0 was set
350 mov di, BT_DISKETTE_TOTAL
351 mov [es:di], eax ; Update boot table
352
353 mov ax, [Equipment_Status]
354 shr eax, 9
355 and eax, 00000007h ; Bits 9, 10 and 11 of equipment status
356 ; contain the number of serial adapters
357 mov di, BT_SERIAL_TOTAL
358 mov [es:di], eax ; Update boot table
359
360 ;*****
361 ;* Retrieve base addresses for serial ports from BIOS data area and store the *
362 ;* information in the boot table *
363 ;*****
364 mov si, BIOS_COM4
365 mov di, BT_COM4
366 mov cx, 4
367
368 .read_serial:
369 mov bx, [es:si]
370 and ebx, 0000ffffh
371 mov [es:di], ebx
372 sub si, 2
373 sub di, 4
374 dec cx
375 jnz .read_serial
376
377 mov si, BIOS_DISPLAY_ADR_REG
378 mov ax, [es:si]
379 mov di, BT_DISPLAY_ADR_REG
380 mov [es:di], ax ; Update boot table
381
382 ;*****
383 ;* Memory detection using three different methods: *
384 ;* - INT 15h, function 88h should be supported by all PC's. Unfortunately, this function *
385 ;* only reports the amount of extended memory between 1Mb and 64Mb and on some systems *
386 ;* it will only report the amount between 1Mb and 15Mb *
387 ;* - INT 15h, function e801h reports the number of 1K blocks between 1 and 16Mb in AX *
388 ;* and the number of 64K blocks above 16Mb in BX. This function is only supported by *
389 ;* newer BIOS implementations (Phoenix v4.0 and AMI 8/23/94 or later for example) *
390 ;* - INT 15h, function e820h forms part of Advanced Configuration and Power Management *
391 ;* Interface (ACPI) and is only supported by newer BIOS implementations. This function *
392 ;* returns a memory map (20 bytes at a time) that can be used to isolate contiguous *
393 ;* blocks for use by operating systems *
394 ;*****
395 mov ah, BIOS_GET_EXT_MEMORY
396 int 15h
397 mov di, BT_MEM_88H
398 xor bx, bx
399 mov es, bx
400 and eax, 0000ffffh

```

```

401 mov [es:di], eax ; Update boot table
402
403 mov di, BT_MEM_E801H
404 mov dword [es:di], 0 ; Entry contains 0 if not supported
405 mov ax, BIOS_GET_EXT_MEMORY_64
406 int 15h
407 jc .smap ; Try function e820h if not supported
408
409 and eax, 0ffffh
410 and ebx, 0ffffh
411 shl ebx, 6 ; Convert 64K blocks to 1K blocks
412 add eax, ebx
413 mov di, BT_MEM_E801H
414 mov [es:di], eax ; Update boot table
415
416 .smap:
417 mov eax, BIOS_GET_SMAP
418 mov edx, SMAP_ID ; EDX = "SMAP"
419 mov ebx, 0 ; EBX = Continuation value, 0 indicates
; that operation starts at the beginning of
; of the memory map
422 mov ecx, 20 ; ECX = buffer size, minimum value is 20 bytes
423 les di, [smap_ptr] ; ES:DI = pointer to buffer used for result
424 int 15h
425
426 .smap_loop:
427 jc .smap_done
428 cmp eax, SMAP_ID
429 jne .smap_done
430 cmp ecx, 20
431 jl .smap_done
432
433 add di, 20
434 inc dword [smap_count]
435 cmp dword [smap_count], MAX_SMAP_ENTRIES
436 jge .smap_done
437
438 cmp ebx, 0
439 je .smap_done
440
441 mov eax, BIOS_GET_SMAP
442 mov edx, SMAP_ID
443 int 15h
444 jmp .smap_loop
445
446 .smap_done:
447 mov di, BT_MEM_SMAP_COUNT
448 mov eax, [smap_count]
449 mov [es:di], eax ; Update the boot table
450
451 ;*****
452 ;* Load the runtime environment into memory *
453 ;*****
454 ClearDisplay BG_BLACK | FG_WHITE
455 WriteString Load_Msg1
456 call WRITE_LN
457 mov word [D_Segment], KERNEL_SEGMENT
458 mov word [D_Offset], KERNEL_OFFSET
459 mov word [trk_Total], TRKS_KERNEL
460 call LOAD_IMAGE ; Load the runtime system into memory
461 call WRITE_LN
462
463 mov ax, KERNEL_SEGMENT
464 mov es, ax
465 mov eax, [es:KERNEL_OFFSET+LINK_BASE]
466 cmp eax, ENTRY_POINT
467 je setup_kernel_stack

```

```

468      WriteString Error_Msg3
469      .link_base_error:
470      jmp      .link_base_error
471
472 ;*****
473 ;* Create the stack for the runtime environment. The stack is aligned to the nearest 4K *
474 ;* boundary above the runtime system. For example, consider a runtime system (5724 bytes *
475 ;* in size) linked at 11000h. The runtime system will stop at address 1265Ch. The nearest *
476 ;* 4K boundary is located at address 13000h. Given a 16K stack for the runtime system *
477 ;* and the NULL page that separates the kernel and its stack, the new stack top will *
478 ;* become 18000h (13000h+4000h+1000h). *
479 ;*****
480 setup_kernel_stack:
481      mov     ax, KERNEL_SEGMENT
482      mov     es, ax
483      mov     eax, [es:KERNEL_OFFSET+HEAP_START] ; Determine linear address where runtime
484      add     eax, 0fffh ; system stops and align it on a 4K boundary
485      mov     ebx, 0fffh
486      not     ebx
487      and     eax, ebx
488      add     eax, KERNEL_STACK_SIZE ; Add the kernel stack size to the aligned
489      add     eax, 4096 ; address and allocate room for the bottom
490 ; NULL page. The runtime system will be
491 ; responsible for allocating the top
492 ; NULL page
493
494      xor     bx, bx
495      mov     es, bx
496      mov     bx, BT_KERNEL_STACK_TOP
497      mov     [es:bx], eax ; Update the boot table
498      mov     bx, BT_KERNEL_STACK_SIZE
499      mov     edx, KERNEL_STACK_SIZE
500      mov     [es:bx], edx ; Update the boot table
501
502      mov     ebx, eax
503      and     eax, 0ffffh
504      mov     sp, ax ; Convert the linear address back into
505      and     ebx, 0f0000h ; a segment:offset pair since we are still
506      shr     ebx, 4 ; running in real mode
507      mov     ss, bx
508
509 ;*****
510 ;* The motor of the disk drive may still be on and the BIOS may not switch it off in time *
511 ;* when the switch to protected mode occurs. The motor may be stopped by sending a *
512 ;* command to the digital output register (DOR) of the floppy disk controller (FDC). The *
513 ;* DOR is an 8 bit register and has the following format: *
514 ;* *
515 ;* 7 6 5 4 3 2 1 0 *
516 ;* +-----+-----+-----+-----+-----+-----+-----+-----+ *
517 ;* | MOTD | MOTC | MOTB | MOTA | DMA | REST | DR1 | DR0 | *
518 ;* +-----+-----+-----+-----+-----+-----+-----+-----+ *
519 ;* *
520 ;* MOTD, MOTC, MOTB and MOTA control the status of the drive motor (1 = start, 0 = stop), *
521 ;* DR1 and DR0 control drive selection (00 = Drive A, 01 = Drive B, etc). The REST bit *
522 ;* must be set to allow the controller to accept commands *
523 ;*****
524      mov     dx, FDC_DOR1
525      mov     al, FDC_DOR_REST+FDC_DOR_DMA ; Reset controller, DMA/IRQ enabled
526      out     dx, al
527
528 ;*****
529 ;* STEP 1 *
530 ;* Disable interrupts by clearing the interrupt flag (IF = 0). NMI's are not disabled *
531 ;*****
532      mov     si, PM_Switch_Msg1
533      call    WRITE_STRING
534

```

```

535      call    WRITE_LN
536      cli
537
538 ;*****
539 ;* STEP 2 *
540 ;* Activate address line 20 (A20). The output of this line is gated through the 8042 *
541 ;* keyboard controller. However, the keyboard input buffer must be empty before A20 may *
542 ;* be gated on. A simple test is also performed to determine if A20 is really enabled *
543 ;* because some systems can be problematic, especially those using an MCA bus or *
544 ;* if the A20 gating option in the CMOS is set to fast. If the test fails, an alternative *
545 ;* method using the System Control port (92h) is applied before testing A20 again. An *
546 ;* error message is displayed if this method also fails. *
547 ;*****
548      mov     si, PM_Switch_Msg2
549      call    WRITE_STRING
550      call    WRITE_LN
551
552      call    FLUSH_KBD_BUFFER
553      mov     al, KBD_CMD_WRITE_OUTPUT ; The next data byte written to port 60h
554      ; will be written to the micro-controller
555      ; output port
556      out     KBD_STATUS_PORT, al
557      call    FLUSH_KBD_BUFFER
558      mov     al, 0dfh ; Enable A20
559      out     KBD_INPUT_PORT_0, al
560      call    FLUSH_KBD_BUFFER
561
562      call    TEST_A20
563      jnc     .init_idt
564
565      in     al, SYSTEM_CONTROL_PORT
566      or     al, A20_STATUS ; Enable A20
567      and     al, 0feh ; Mask out the reset bit
568      out     SYSTEM_CONTROL_PORT, al
569
570      call    TEST_A20
571      jnc     .init_idt
572
573      mov     si, PM_A20_Failed_Str
574      call    WRITE_STRING
575      call    WRITE_LN
576      .a20_error:
577      jmp     .a20_error
578
579 ;*****
580 ;* STEP 3 *
581 ;* Create an empty interrupt descriptor table (IDT) by loading the address of the table *
582 ;* into the interrupt descriptor table register (IDTR). Interrupts generated when an *
583 ;* empty IDT is present will cause a shutdown. *
584 ;*****
585      .init_idt:
586      mov     si, PM_Switch_Msg3
587      call    WRITE_STRING
588      call    WRITE_LN
589
590      db 66h ; Ensure that a 32-bit instruction is executed
591      lidt    [ptrIDT] ; and load the IDTR
592
593 ;*****
594 ;* STEP 4 *
595 ;* Initialise the global descriptor table (GDT) by loading the global descriptor table *
596 ;* register (GDTR). The GDTR is a 48-bit register consisting out of a 16-bit limit and *
597 ;* 32-bit base address. The limit has been pre-computed and only the base address must be *
598 ;* set. *
599 ;*****
600      mov     si, PM_Switch_Msg4
601      call    WRITE_STRING

```



```

602    call    WRITE_LN
603
604    xor     eax, eax
605    mov     ax, cs
606    shl     eax, 4
607    mov     ebx, GDT
608    add     eax, ebx
609    mov     dword [ptrGDT+2], eax
610    db 66h
611    lgdt    [ptrGDT]
612
613    ;*****
614    ;* STEP 5
615    ;* Store the address of the entry point to the system on the stack and compute value of
616    ;* ESP in EDX.
617    ;*****
618    mov     si, PM_Switch_Msg5
619    call    WRITE_STRING
620    call    WRITE_LN
621
622    push    word GDT_CODE_SELECTOR
623    push    dword ENTRY_POINT
624
625    xor     edx, edx
626    mov     dx, ss
627    shl     edx, 4
628    xor     eax, eax
629    mov     ax, sp
630    add     edx, eax
631
632    ;*****
633    ;* STEP 6
634    ;* Switch to protected mode by setting the Protection Enable bit (PE) and executing a JMP
635    ;* instruction to serialize the CPU. There are two ways of doing the switch:
636    ;* 1) The traditional 80286 method using SMSW and LMSW:
637    ;*
638    ;*     smsw ax
639    ;*     or     al, 1
640    ;*     lmsw ax
641    ;*     jmp    continue
642    ;* 2) Setting the bit directly in control register 0 (CR0). The lower 16 bits of CR0
643    ;*     contains the old Machine Status Word. Control registers can only be accessed
644    ;*     starting with the 80386 processor. At this point it has already been confirmed
645    ;*     that at least an 80386 CPU is present, and consequently this method is used.
646    ;*****
647    mov     eax, cr0
648    or      eax, CRO_PROTECTION_ENABLE
649    mov     cr0, eax
650    jmp     .serialize
651
652    .serialize:
653    mov     ax, GDT_DATA_SELECTOR
654    mov     ds, ax
655    mov     ss, ax
656    mov     es, ax
657    mov     fs, ax
658    mov     gs, ax
659    mov     esp, edx
660
661    db 66h
662    retf
663
664    ;*****
665    ;* PROCEDURE TEST_A20
666    ;* INPUT: none
667    ;* Determine if A20 line is active. CF is set if A20 is not enabled
668    ;*****
669    TEST_A20:

```

```

669    mov     di, 10h
670    mov     ax, 0ffffh
671    mov     es, ax
672    xor     ax, ax
673    mov     si, ax
674    mov     fs, ax
675
676    mov     ax, [es:di]
677    cmp     ax, [fs:si]
678    jne     .a20_done
679
680    .a20_unknown:
681    not     word [fs:si]
682    mov     ax, [es:di]
683    cmp     ax, [fs:si]
684    je      .a20_done
685    stc
686    not     word [fs:si]
687    ret
688
689    .a20_done:
690    cld
691    not     word [fs:si]
692    ret
693
694    ;*****
695    ;* PROCEDURE: FLUSH_KBD_BUFFER
696    ;* INPUT: none
697    ;* Waits until the keyboard buffer is empty
698    ;*****
699    FLUSH_KBD_BUFFER:
700    in      al, KBD_STATUS_PORT
701    and     al, KBD_BUFFER_FULL
702    jnz     FLUSH_KBD_BUFFER
703    ret
704
705    ;*****
706    ;* PROCEDURE: LOAD_IMAGE
707    ;* INPUT: D_Segment, D_Offset, dsk_Track, dsk_Head, trk_Total
708    ;* Loads an image from disk into memory starting at the address specified in D_Segment
709    ;* and D_Offset. The operation starts at the first sector of the track specified in
710    ;* dsk_Track using the head number supplied in dsk_Head. The number of tracks to be read
711    ;* are specified in trk_Total.
712    ;*****
713    LOAD_IMAGE:
714    cld
715    mov     byte [trk_Read], 0
716
717    .while0:
718    mov     ax, [trk_Read]
719    cmp     ax, [trk_Total]
720    jl      .continuel
721    jmp     .end0
722
723    .continuel:
724    mov     byte [sec_Current], 1
725    mov     byte [Retry], 3
726
727    .while1:
728    cmp     byte [sec_Current], SECTOR_PER_TRACK
729    jl      .read
730    jmp     .end1
731
732    .read:
733    call    RESET_DISK_DRIVE
734    mov     ah, BIOS_READ_SECTOR
735    mov     al, SECTOR_PER_READ

```

```

736 les bx, [dsk_Buffer]
737 mov ch, [dsk_Track]
738 mov cl, [sec_Current]
739 mov dh, [dsk_Head]
740 mov dl, 0
741 int 13h ; Read data into disk buffer
742 jnc .copy
743 dec byte [Retry]
744 jnz .read ; UNTIL (Result = 0) OR (Retry = 0)
745 ; IF Result # 0 THEN
746 push eax
747 mov esi, Error_Msg2
748 call WRITE_STRING ; Display error message
749
750 pop eax
751 and eax, 0ff00h
752 shr eax, 8
753 call WRITE_HEX
754
755 .disk_error:
756 jmp .disk_error ; LOOP END
757
758 ; The data can either fit within the current segment (.copy2) or else the data must be
759 ; transferred using two operations (.copy1 and .copy2). This first operation will fill the
760 ; current segment before the remainder of the disk buffer is transferred to the following
761 ; segment. It is also possible that the complete buffer must be copied to a new
762 ; segment, so D_Offset and D_Segment are first adjusted to compensate for this.
763 .copy: ; ELSE
764 mov al, 0b1h
765 call WRITE_CHAR
766 mov bx, 0ffffh
767 sub bx, [D_Offset]
768 inc bx ; n := 0FFFFH-D_Offset+1;
769 jnz .copy1 ; IF n = 0 THEN
770 mov [D_Offset], bx ; D_Offset := n;
771 add word [D_Segment], 1000h ; INC(D_Segment, 1000H)
772 ; END;
773 .copy1:
774 mov di, [D_Offset]
775 mov ax, [D_Segment]
776 mov es, ax
777 cmp bx, 0
778 je .copy2
779 cmp bx, BUFFER_SIZE ; IF (n # 0) & (n < bufSize) THEN
780 jae .copy2
781
782 push ds
783 mov cx, bx
784 lds si, [dsk_Buffer]
785 shr cx, 2
786 rep movsd ; Copy data from disk buffer to
787 ; the destination buffer
788 pop ds
789 add word [D_Segment], 1000h ; INC(D_Segment, 1000H);
790 mov cx, BUFFER_SIZE
791 sub cx, bx
792 push ds
793 xor di, di ; D_Offset := 0;
794 mov ax, [D_Segment]
795 mov es, ax
796 lds si, [dsk_Buffer]
797 add si, bx
798 shr cx, 2
799 rep movsd ; Copy data from disk buffer to
800 ; to destination buffer
801 pop ds
802

```

```

803 mov word [D_Offset], BUFFER_SIZE
804 sub word [D_Offset], bx ; D_Offset := BufSize-n;
805 jmp .inc2
806
807 .copy2: ; ELSE
808 push ds
809 mov cx, BUFFER_SIZE_4
810 lds si, [dsk_Buffer]
811 rep movsd ; Copy whole disk buffer to
812 ; to destination buffer
813 pop ds
814 add word [D_Offset], BUFFER_SIZE ; INC(D_Offset, bufSize)
815 ; END
816 ; END;
817 .inc2:
818 add byte [sec_Current], SECTOR_PER_READ ; INC(secCurrent, secPerRead)
819 jmp .while1 ; END;
820
821 .end1:
822 mov al, [dsk_Head]
823 add [dsk_Track], al ; INC(dskTrack, dskHead);
824 xor byte [dsk_Head], 1
825 add byte [trk_Read], al ; INC(trkRead)
826 jmp .while0 ; END
827
828 .end0:
829 ret
830
831 DATASEG2
832 Load_Msg1 db 'Loading runtime system...', 0
833 Error_Msg3 db 'ERROR: Invalid link base in image', 0
834 PM_Switch_Msg1 db 'Disabling interrupts', 0
835 PM_Switch_Msg2 db 'Activating A20', 0
836 PM_Switch_Msg3 db 'Initializing IDT', 0
837 PM_Switch_Msg4 db 'Initializing GDT', 0
838 PM_Switch_Msg5 db 'Setting entry point and new stack', 0
839
840 PM_A20_Failed_Str db 'A20 not enabled', 0
841
842 smap_ptr dd 00000600h
843 smap_count dd 0
844
845 ;*****
846 ;* Segment descriptors are 8 bytes (64 bits) long and every descriptor consists out of *
847 ;* three parts: the segment base address, segment limit and segment attributes. The *
848 ;* segment base is 32-bits in size, the segment limit is also 32 bits in size, but only *
849 ;* 20 bits are used. If the byte granularity is used, only small limits can be specified, *
850 ;* while 4K granularity allows for the addition of large segment limits (See Crawford, *
851 ;* chapter 5). *
852 ;*
853 ;* Example (byte granularity) *
854 ;* Base = 12340000 *
855 ;* Limit = 0 *
856 ;* This example describes a segment consisting of 1 byte stored at *
857 ;* linear address 12340000 *
858 ;*
859 ;* Example (4K granularity) *
860 ;* Base = 12340000 *
861 ;* Limit = 0 *
862 ;* This example describes a segment consisting of 4K of memory *
863 ;* starting at linear address 12340000 and ending at address 12340FFF *
864 ;*
865 ;* The layout of a segment descriptor is shown below *
866 ;*
867 ;* 63 55 40 39 16 15 0 *
868 ;* +-----+ +-----+ +-----+ +-----+ +-----+ *
869 ;* | | | | | | | | | | | | | | | | *

```

```

870 ;* 31..24 of | Segment Attributes | | 0..23 | | 0..15 | | 0..7 |
871 ;* | segment | | | | of segment base | | segment limit | |
872 ;* | base | | | | | | | | | |
873 ;* +-----+ +-----+ +-----+ +-----+
874 ;*
875 ;* The segment attribute is 16 bits long and divided into the following fields:
876 ;*
877 ;* 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
878 ;* +-----+ +-----+ +-----+ +-----+
879 ;* | | | | A | 19..16 | | | D | | |
880 ;* | G | D | 0 | V | of segment | P | DPL | T | TYPE |
881 ;* | | | | L | limit | | | 1 | |
882 ;* +-----+ +-----+ +-----+ +-----+
883 ;*
884 ;* G - Granularity attribute. Set to 1 implies 4K granular limit
885 ;* D - 1 for 80386, 0 for 80286. The interpretation of this bit depends
886 ;* on the type of the segment:
887 ;* 1 - Executable segments use the D bit to determine the
888 ;* default operand size. D=1 defaults to 32-bit addresses and
889 ;* 32-bit and 8-bit operands. D=0 defaults to 16-bit addresses
890 ;* and 16-bit and 8-bit operands
891 ;* 2 - Expand down segments use this bit to determine the upper limit
892 ;* D=1 indicates a 4G upperlimit. D=0 indicates a 64K upper limit
893 ;* 3 - Segments addressed by SS use this bit to determine whether
894 ;* to use ESP (D=1) or SP (D=0) for explicit stack reference
895 ;* by way of PUSH and POP instructions
896 ;* AVL - Available-for-software. Value of this bit is not interpreted by
897 ;* 80386 and Intel promises that future compatible processors will not
898 ;* define a use for this bit
899 ;* P - Present bit
900 ;* DPL - Descriptor Privilege Level. Value defines the privilege level
901 ;* associated with the segment
902 ;* DT - Distinguishes between system segments (DT=1) and gates (DT=0)
903 ;* TYPE - Defines the type of the memory descriptor.
904 ;*
905 ;*
906 ;*
907 ;* Global Descriptor Table (GDT) - This GDT is only a temporary table and will be
908 ;* replaced by the runtime system's own GDT. However, a GDT is necessary to operate in
909 ;* protected mode until the runtime system's own GDT is created. The following
910 ;* descriptors are created:
911 ;*
912 ;*
913 ;* DESCRIPTOR NAME BASE LIMIT ATTRIBUTES
914 ;* null descriptor 0 0 n/a
915 ;* code segment 0 FFFF TYPE = Execute/Read, 4K granular limit, DPL = 0
916 ;* data segment 0 FFFF TYPE = Read/Write, 4K granular limit, DPL = 0
917 ;*
918 ;*
919 ;*
920 ;*
921 ;*
922 ;*
923 ;*
924 ;*
925 ;*
926 ;* Both the GDTR and LDTR are composed of two parts. A 16-bit limit and a 32-bit base
927 ;* address.
928 ;*
929 ;*
930 ;*
931 ;*
932 ;*
933 ;*
934 ;*
935 ;*
936 ;*
937 ;*
938 ;*
939 ;*
940 ;*
941 ;*
942 ;*
943 ;*
944 ;*
945 ;*
946 ;*
947 ;*
948 ;*
949 ;*
950 ;*
951 ;*
952 ;*
953 ;*
954 ;*
955 ;*
956 ;*
957 ;*
958 ;*
959 ;*
960 ;*
961 ;*
962 ;*
963 ;*
964 ;*
965 ;*
966 ;*
967 ;*
968 ;*
969 ;*
970 ;*
971 ;*
972 ;*
973 ;*
974 ;*
975 ;*
976 ;*
977 ;*
978 ;*
979 ;*
980 ;*
981 ;*
982 ;*
983 ;*
984 ;*
985 ;*
986 ;*
987 ;*
988 ;*
989 ;*
990 ;*
991 ;*
992 ;*
993 ;*
994 ;*
995 ;*
996 ;*
997 ;*
998 ;*
999 ;*
1000 ;*
1001 ;*
1002 ;*
1003 ;*
1004 ;*
1005 ;*
1006 ;*
1007 ;*
1008 ;*
1009 ;*
1010 ;*
1011 ;*
1012 ;*
1013 ;*
1014 ;*
1015 ;*
1016 ;*
1017 ;*
1018 ;*
1019 ;*
1020 ;*
1021 ;*
1022 ;*
1023 ;*
1024 ;*
1025 ;*
1026 ;*
1027 ;*
1028 ;*
1029 ;*
1030 ;*
1031 ;*
1032 ;*
1033 ;*
1034 ;*
1035 ;*
1036 ;*
1037 ;*
1038 ;*
1039 ;*
1040 ;*
1041 ;*
1042 ;*
1043 ;*
1044 ;*
1045 ;*
1046 ;*
1047 ;*
1048 ;*
1049 ;*
1050 ;*
1051 ;*
1052 ;*
1053 ;*
1054 ;*
1055 ;*
1056 ;*
1057 ;*
1058 ;*
1059 ;*
1060 ;*
1061 ;*
1062 ;*
1063 ;*
1064 ;*
1065 ;*
1066 ;*
1067 ;*
1068 ;*
1069 ;*
1070 ;*
1071 ;*
1072 ;*
1073 ;*
1074 ;*
1075 ;*
1076 ;*
1077 ;*
1078 ;*
1079 ;*
1080 ;*
1081 ;*
1082 ;*
1083 ;*
1084 ;*
1085 ;*
1086 ;*
1087 ;*
1088 ;*
1089 ;*
1090 ;*
1091 ;*
1092 ;*
1093 ;*
1094 ;*
1095 ;*
1096 ;*
1097 ;*
1098 ;*
1099 ;*
1100 ;*
1101 ;*
1102 ;*
1103 ;*
1104 ;*
1105 ;*
1106 ;*
1107 ;*
1108 ;*
1109 ;*
1110 ;*
1111 ;*
1112 ;*
1113 ;*
1114 ;*
1115 ;*
1116 ;*
1117 ;*
1118 ;*
1119 ;*
1120 ;*
1121 ;*
1122 ;*
1123 ;*
1124 ;*
1125 ;*
1126 ;*
1127 ;*
1128 ;*
1129 ;*
1130 ;*
1131 ;*
1132 ;*
1133 ;*
1134 ;*
1135 ;*
1136 ;*
1137 ;*
1138 ;*
1139 ;*
1140 ;*
1141 ;*
1142 ;*
1143 ;*
1144 ;*
1145 ;*
1146 ;*
1147 ;*
1148 ;*
1149 ;*
1150 ;*
1151 ;*
1152 ;*
1153 ;*
1154 ;*
1155 ;*
1156 ;*
1157 ;*
1158 ;*
1159 ;*
1160 ;*
1161 ;*
1162 ;*
1163 ;*
1164 ;*
1165 ;*
1166 ;*
1167 ;*
1168 ;*
1169 ;*
1170 ;*
1171 ;*
1172 ;*
1173 ;*
1174 ;*
1175 ;*
1176 ;*
1177 ;*
1178 ;*
1179 ;*
1180 ;*
1181 ;*
1182 ;*
1183 ;*
1184 ;*
1185 ;*
1186 ;*
1187 ;*
1188 ;*
1189 ;*
1190 ;*
1191 ;*
1192 ;*
1193 ;*
1194 ;*
1195 ;*
1196 ;*
1197 ;*
1198 ;*
1199 ;*
1200 ;*
1201 ;*
1202 ;*
1203 ;*
1204 ;*
1205 ;*
1206 ;*
1207 ;*
1208 ;*
1209 ;*
1210 ;*
1211 ;*
1212 ;*
1213 ;*
1214 ;*
1215 ;*
1216 ;*
1217 ;*
1218 ;*
1219 ;*
1220 ;*
1221 ;*
1222 ;*
1223 ;*
1224 ;*
1225 ;*
1226 ;*
1227 ;*
1228 ;*
1229 ;*
1230 ;*
1231 ;*
1232 ;*
1233 ;*
1234 ;*
1235 ;*
1236 ;*
1237 ;*
1238 ;*
1239 ;*
1240 ;*
1241 ;*
1242 ;*
1243 ;*
1244 ;*
1245 ;*
1246 ;*
1247 ;*
1248 ;*
1249 ;*
1250 ;*
1251 ;*
1252 ;*
1253 ;*
1254 ;*
1255 ;*
1256 ;*
1257 ;*
1258 ;*
1259 ;*
1260 ;*
1261 ;*
1262 ;*
1263 ;*
1264 ;*
1265 ;*
1266 ;*
1267 ;*
1268 ;*
1269 ;*
1270 ;*
1271 ;*
1272 ;*
1273 ;*
1274 ;*
1275 ;*
1276 ;*
1277 ;*
1278 ;*
1279 ;*
1280 ;*
1281 ;*
1282 ;*
1283 ;*
1284 ;*
1285 ;*
1286 ;*
1287 ;*
1288 ;*
1289 ;*
1290 ;*
1291 ;*
1292 ;*
1293 ;*
1294 ;*
1295 ;*
1296 ;*
1297 ;*
1298 ;*
1299 ;*
1300 ;*
1301 ;*
1302 ;*
1303 ;*
1304 ;*
1305 ;*
1306 ;*
1307 ;*
1308 ;*
1309 ;*
1310 ;*
1311 ;*
1312 ;*
1313 ;*
1314 ;*
1315 ;*
1316 ;*
1317 ;*
1318 ;*
1319 ;*
1320 ;*
1321 ;*
1322 ;*
1323 ;*
1324 ;*
1325 ;*
1326 ;*
1327 ;*
1328 ;*
1329 ;*
1330 ;*
1331 ;*
1332 ;*
1333 ;*
1334 ;*
1335 ;*
1336 ;*
1337 ;*
1338 ;*
1339 ;*
1340 ;*
1341 ;*
1342 ;*
1343 ;*
1344 ;*
1345 ;*
1346 ;*
1347 ;*
1348 ;*
1349 ;*
1350 ;*
1351 ;*
1352 ;*
1353 ;*
1354 ;*
1355 ;*
1356 ;*
1357 ;*
1358 ;*
1359 ;*
1360 ;*
1361 ;*
1362 ;*
1363 ;*
1364 ;*
1365 ;*
1366 ;*
1367 ;*
1368 ;*
1369 ;*
1370 ;*
1371 ;*
1372 ;*
1373 ;*
1374 ;*
1375 ;*
1376 ;*
1377 ;*
1378 ;*
1379 ;*
1380 ;*
1381 ;*
1382 ;*
1383 ;*
```