A Bootstrap Loader for x86 Based Workstations

Jacques Eloff eloff@cs.sun.ac.za

CS314 – Operating Systems Department of Computer Science University of Stellenbosch

1 Introduction

The primary responsibility of a bootstrap loader is to load an operating system or runtime environment into memory. When the code of the bootstrap loader is executed, the central processing unit (CPU) operates in real mode (16-bit mode). For older systems such as MS-DOS this is not a problem. However, modern operating systems like Windows, OS/2, Linux and Native Oberon operate in protected mode (32-bit mode) to utilize all of the system's resources and switching to protected mode becomes an additional responsibility of the bootstrap loader.

The report is divided into a number of sections. An overview of a typical start-up sequence is presented in Section 2. The primary and secondary stages of a simple bootstrap loader are described in Sections 3 and 4 respectively.

2 The Bootstrap Process

The term cold boot refers to the boot process when a PC is switched on and boots for the first time. A warm boot will only occur if the PC was reset, either by executing BIOS interrupt 19h using the INT nn instruction or pressing the Alt-Ctrl-Del key sequence while the BIOS reset flag at physical address 00472h is set to 1234h [2]. The processor automatically starts executing at a fixed address in memory (FFFF0h). A jump instruction is executed and control is transferred to the power-on self test (POST) routines if a cold boot was executed, otherwise the POST is skipped.

The POST routines conduct a number of tests, such as determining the amount of memory and video display adapter type. Once these tests are completed, control is transferred to the read-only memory (ROM) bootstrap loader. The ROM bootstrap loader proceeds by searching for a suitable device containing a bootstrap loader. Such a device may include a removable diskette, fixed disk, CD-ROM or other bootable media. Once located, the ROM bootstrap routine will read the first sector (boot sector) from this device into memory at address 07C0h: 0000h (physical address 07C00h) before transferring control to the newly loaded program.

The physical size of the boot sector is typically only 512 bytes. Depending on the requirements of the system, this either implies that the bootstrap loader must fit into 512 bytes (executable code and data) or that the loader must be separated into different stages, spread over multiple sectors and making the primary stage responsible for loading the remainder of the bootstrap loader into memory. The loader described in this document follows the latter approach.

3 The Primary Stage

The ROM bootstrap routine read the boot sector and copied the data to physical address 07C00h before executing a jump instruction to transfer control to the bootstrap loader. The primary stage

of the bootstrap loader will now perform the following tasks:

- Lines 36..38 The BIOS screen services, provided by software interrupt 10h, are used to initialize the video display (Mode 3, 80x25 alphanumeric text).
- Lines 40..44 The JMP instruction that transferred control to the loader only initialized the code segment selector (CS) and instruction pointer IP. The location and size of the stack is unknown and the remaining segment selectors (DS, ES, SS) also contain unknown values. The segment selectors are now initialized and a temporary stack is created at address 8000:9000 (physical address 89000) as illustrated in Figure 1(a).
- Lines 46..52 The BIOS equipment flag is read using software interrupt 11h and its value is stored in the Equipment_Status variable. The contents of this variable will be used at a later stage to obtain additional information related to the system's configuration. At this point the loader isolates bits 4 and 5 to determine the type of the display adapter (colour or monochrome). The loader initially assumes that a colour adapter is present, but will modify the Display_Base address variable if a monochrome adapter is present, ensuring proper behaviour of the loader's output primitives [6].

Although the BIOS provides a number of display primitives, the loader requires more specialized functions, for example, displaying a value in hexadecimal notation. Furthermore, the BIOS routines are fairly slow and will be obsolete once the processor is switched to protected mode, making it impossible for the loader to display important information.

- Lines 61..77 After selecting an appriopriate display base address, the loader determines whether or not the installed CPU is at least an 80386 processor. The detection routine is based on certain characteristics of the 80286 processor and the loader will display an error message if an 80286 processor was discovered [2, 5].
- Lines 79..106 The loader now uses the BIOS disk services (software interrupt 13h) to load its remaining portions into memory. The loader will assume that it is booting from a 1.44Mb removable diskette and will attempt the load operation three times when encountering problems before displaying an error message and aborting the load operation. The secondary stage is placed directly after the primary stage to form a contigious block as illustrated in Figure 1(b).
- Lines 113..119 The loader is now relocated to physical address 80000h to create gap in memory large enough to hold the kernel or runtime environment and is illustrated in Figure 1(c). Finally, control is transferred to the secondary stage by executing a JMP instruction to address 8000h:0000h.
- Lines 127..314 This portion of the loader contains the various display primitives and variables used throughout the loader.

4 Stage 2

The secondary stage of the loader performs a number of tasks, including switching the processor to protected mode.

- Lines 326, 327 The data segment selector DS is reloaded allowing memory references to be correctly resolved after the loader was relocated.
- Lines 332..449 The loader now gathers additional information regarding the system's configuration and stores the information in the boot table as illustrated in Figure 4. The boot table provides a mechanism to transfer information to the kernel to assist with configuring various devices. The first entry in the boot table is located at physical address 009FCh. Every entry




Figure 1: Memory layout during the primary stage of the bootstrap loader.

is exactly 4 bytes long and the boot table grows down toward address 0 as illustrated in Figure 2(a). Determining the amount of memory installed is somewhat problematic and a more detailed explanation can be found in Section 5.

Lines 454..461 The kernel or runtime environment is loaded into memory at physical address 01000h as illustrated in Figure 2(b). The LOAD_IMAGE procedure (lines 709 to 829) is responsible for loading the kernel image into memory.

For simplicity, it is assumed that the system is contained on a 1.44Mb diskette. The geometry of a 1.44Mb diskette is fairly simple: 80 tracks in total, 18 sectors per track, 2 heads and a sector size of 512 bytes. A temporary disk buffer located at physical address 90000h is used to facilitate the transfer. The buffer's location also ensures that DMA boundary crossings will not occur.

Although it is possible to read the runtime system directly into memory, the disk buffer makes it easier to deal with segment boundaries. The runtime system's entry point is located at 0000:1000 (physical address 1000). Given that only 9K (18 \times 512) is transferred, loading the runtime system directly into memory would present a problem because the last 9K read into a segment would overflow into the next. By using the disk buffer, the loading process is separated into two parts. The first deals with segment overruns when the amount of space left in the current segment is less than 9K (lines 782 to 805) and is illustrated in Figure 3(a). The second part simply copies the whole disk buffer to the area allocated for the runtime system (lines 807 to 814) and is illustrated in Figure 3(b).

Lines 463..508 The kernel stack is now allocated directly above the kernel. The loader assumes that the kernel image was created using the *Oberon* linker. Images created with the *Oberon* linker contain a special header that records important information such as the address at which the image was linked and where the image stops. This information is used to determine where the kernel stack should start. The loader will automatically choose an address that is aligned on a 4K page boundary and will ensure that the end of the kernel image and stack bottom are separated by a full 4K page. The linear address of the stack top is calculated

and stored in the boot table along with the stack size. The loader now switches to the kernel stack by converting the linear address of the stack top into a segment and offset. The SS segment selector and stack pointer SP are reloaded to complete the stack switch.

- Lines 525..527 The loader begins preparing the system for the switch to protected mode. The diskette motor is turned off because the BIOS may not do so in time before interrupts are disabled.
- Lines 533..536 Maskable interrupts are disabled by executing a CLI instruction. Only non-maskable interrupts (NMIs) can occur at this point such as memory parity errors.
- Lines 548..577 Address line 20 (A20) is activated. When A20 is inactive, memory addresses above FFFFFh will be truncated to fall within the first 1Mb of addressable memory, effectively wrapping around. This feature was kept to ensure backwards compatibility because it was found that certain legacy software systems actually relied on this feature of the 8088 processor.

Matters are futher complicated by the fact that a pin on the keyboard controller is used to control the AND gate that toggles A20. When IBM introduced the ability to activate A20, they found that the keyboard controller contained an unused pin and decided to use it to control A20. However, this method does not always work. Certain systems contain a setting in the CMOS that allow users to select a fast gating option. When this option is enabled, the system will not always respond to the preceding method. An alternative is to use the system control I/O port (port 92h) to enable A20. The loader will always attempt to use the keyboard controller first. A simple test is performed to see if A20 is enabled. If not, the system control port is used and the test is repeated. The loader will display and error message if A20 is still not active.

Lines 585..611 The processor requires a number of data structures to operate in protected mode [1, 3, 4]. The first structure that is initialized is called the *interrupt descriptor table* (IDT) and will replace the old *interrupt vector table* (IVT) used in real mode. The base address and size of the IDT is loaded into the *interrupt descriptor table register* (IDTR) using the LIDT machine instruction. Note that an empty IDT is specified because the kernel will create the actual IDT.

The second structure is called the *Global Descriptor Table* (GDT) and contains entries that describe various memory segments (refer to lines 918..923). The loader creates three segment descriptors: a NULL descriptor, a code segment descriptor and a data segment descriptor. Note that these descriptors specify single segments spanning the complete 4GB of addressable memory, effectively creating a linear address space. The LGDT instruction is used to load the *global descriptor table register* (GDTR) with the GDT's base address and size.

- Lines 618..630 The entry point of the kernel is pushed on the stack. The first item is the code segment selector (CS). Note that its actual value is 8 (the offset of the code segment descriptor in the GDT). The second value contains the offset inside the code segment (EIP). The linear offset of the stack top is computed and stored in EDX and will later be loaded into ESP when the processor operates in protected mode.
- Lines 646..661 The processor is switched to protected mode by setting the Protection Enable bit in control register 0 (CRO). The 80286 did not contain any control registers. Instead, the machine status word (MSW) register was used to switch the processor to protected mode and special instructions (LMSW and SMSW) were provided to load and store the MSW register. The MSW register became the lower 16 bits of CRO when control registers were introduced in the 80386. A JMP instruction is executed after switching to protected mode to serialize the CPU by flushing the instruction pipeline and prefetch queues.

All the segment selectors, except for CS, are reloaded to reference the data segment descriptors in the GDT and the stack pointer ESP is loaded with the offset of the kernel stack top




Figure 2: Memory layout during the secondary stage of the bootstrap loader.




Figure 3: Copying the disk buffer when loading the runtime system.

that was computed earlier. A far return (RET) instruction is executed. The RET instruction will pop the instruction pointer (EIP) and code segment selector (CS) from the stack and transfer control to the kernel.

5 Memory Detection

Determining the amount of memory installed in a system is a fairly complex and error prone task. The bootstrap loader uses three techniques based on various functions provided by BIOS interrupt 15h.

00FFC	Display base address
00FF8	Diskette installed
00FF4	Diskette total
00FF0	Serial total
00FEC	COM4 base address
00FE8	COM3 base address
00FE4	COM2 base address
00FE0	COM1 base address
00FDC	Display adapter address register
00FD8	Kernel stack top
00FD4	Kernel stack size
00FD0	Extended memory in Kb (Int 15H, 88H)
00FCC	Extended memory in Kb (Int 15H, E801H)
00FC8	Number of SMAP Entries (Int 15H, E820H)

Figure 4: The boot table

5.1 Interrupt 15h, function 88h

This function is present in almost every BIOS and reports the amount of extended memory up to 63Mb, but on some systems it only reports the first 15Mb. The operating system should attempt to discover if additional memory is installed if the reported amount is either 63Mb (64512K) or 15Mb (15360K).

5.2 Interrupt 15h, function e801h

This function reports the amount of contigious 1K blocks up to the 16Mb limit as well as the number of 64K blocks present above the 16Mb limit. The loader converts the amount of 64K blocks into 1K blocks and stores the total amount of 1K memory blocks in the boot table (lines 409 to 414).

5.3 Interrupt 15h, function e820h

This function forms part of the advanced configuration and power management interface (ACPI) and is only available in newer BIOS releases. The function returns a memory map and must be called multiple times to obtain the complete map. The loader records the number of entries returned and also stores the map. Each entry in the memory map requires 20 bytes and conforms to the structure shown in Table 1

Offset	Size	Description
0	4	Base address (bits 0 31)
4	4	Base address (bits 3263)
8	4	Length (bits 031)
12	4	Length (bits 3263)
16	4	Block type (1=ARM, 2=ARR)

Table 1: Layout of System Memory Map entries

Address range memory (ARM) blocks can be used by the operating system's memory manager for allocation. Address range reserved (ARR) blocks are reserved and may not be used for allocation by the operating system.

6 Disk Errors

The bootstrap loaders will display the BIOS disk error codes whenever a disk error occurs, The codes and their meanings are listed in Table 2.

Status	Meaning	Status	Meaning
00h	No error	09h	DMA boundary error
01h	Bad command	10h	CRC error on disk read
02h	Address mark not found	20h	Controller failed
03h	Write protected	40h	Seek failed
04h	Invalid track/sector	80h	Device not responding
05h	Reset operation failed	AAh	Drive not ready
06h	Diskette change line active	BBh	Undefined
07h	Illegal drive parameters	CCh	Write fault
08h	DMA overrun		

Table 2: BIOS disk status.

References

- [1] John H. Crawford and Patrick P. Gelsinger. Programming the 80386. Sybex, 1997.
- [2] Terry Dettman and Allen L. Wyatt. DOS Programmer's Reference Manual. QUE, 4th edition, 1994
- [3] Intel Corporation. Intel Architecture Developer's Manual, Volume 3: System Programming, 1997.
- [4] Tom Shanley. Protected Mode Software Architecture. Addison Wesley, 1996.
- [5] Frank van Gilluwe. The Undocumented PC. Addison Wesley, 1997.
- [6] Richard Wilson. Programmer's Guide to PC and PS/2 Video Systems. Microsoft Press, 1987.

A Source Code

```
************************************
    ;* Bootstrap loader for CS314, 28.12.2003
    :* University of Stellenbosch
    ;* Jacques Eloff (eloff@cs.sun.ac.za)
   :*
   :* References:
    ;* - Allen L. Wyatt, DOS Programmer's Reference, 4th edition, 1994, QUE Publishing
    ;* - John H. Crawford and Patrick P. Gelsinger, Programming the 80386, 1986, Sybex
   * - Intel Architecture Developer's Manual, Volume 3: System Programming, order no
  ;* 243192, 1997, Intel Corporation (Chapter 8)
   * - IBM Personal Computer Technical Reference, 1st edition, 1986, International
   ;* Business Machines Corporation
13
   * - Pieter Muller, A Bootstrap Mechanism for the Gneiss Kernel, 1995, Technical Report
14
    ;* TR-950100, Department of Computer Science, University of Stellenbosch
15
   ;* - Native Oberon bootstrap loader (OBL.ASM) by Pieter Muller, ETH Zurich
    ;* - van Gilluwe, Undocumented PC, 2nd Edition, Addison Wesley
    ;* - BIOS documentation by Ralph Brown
18
    19
20
    %include "boot inc'
                                          · Constants
21
    %include "boot.mac'
                                          ; Macro's
22
    ORG 0
23
    CODESEG
24
25
    ;* The object code is loaded at address 07c0:0000 (physical address 07c00)
    ;* by the ROM bootstrap routines. At this point, only CS points to segment
    ;* 07c0 so the remaining segment registers must be initialized to satisfy
    ;* memory references. The following tasks are performed:
    ;* - Switch to 80x25 text mode using the BIOS screen services and determine
31
    ;* the display type (colour or monochrome)
32
    ;* - Initialize the segment registers
    ;* - Create a small stack at 8000:9000 (physical address 89000)
    ;* - Check to ensure that the processor is at least an 80386
35
    36
      mov
            ax, 03h
                                          ; AH = 0: Initialize display function
37
                                          ; AL = 3: Select 80x25 text mode
38
            10h
                                          ; Call BIOS screen services
      int
39
40
            ax, 07c0h
                                          ; Setup registers to point to current segment
41
            ds, ax
      mov
42
            ax, STACK_SEGMENT
      mov
43
            sp, STACK_OFFSET
44
                                          ; Stack starts at 8000:9000
      mov
45
46
                                          ; Call BIOS 'Get Equipment Status' service
      int
47
            [Equipment_Status], ax
                                          ; Store equipment information for later
48
      and
            ax, 30h
                                          ; Isolate bits 4 and 5 (display adapter
49
                                          ; information)
50
       cmp
51
            detect_386
52
            dword [Display_Base], Ob0000000h ; Adjust display address for monochrome
53
    **************************************
    ;* The bootstrap loader is designed for a 80386 or later model processor. The flag
    ;* register of the 80286 contains the IOPL bits, but won't allow us to set them. We can
57
    ;* use this to determine if we're working with a 80386 or later model CPU. The bootstrap
    ;* loader will stop executing and display an error message if an 80286 processor is
    ;* detected.
60
    61
    detect 386:
      ClearDisplay BG_BLACK | FG_WHITE
                                          ; Clear the display, set display attribute
63
                                          ; and display location to (0, 0)
64
      pushf
65
      pop
```

```
: Set IOPL bits
 66
              ax. 3000h
        or
67
        push
 68
        popf
                                            ; If it is an 80286 processor, then the
 69
                                            ; IOPL bits will be reset by the CPU
70
        pushf
 71
        pop
 72
        test
             ax, 3000h
 \begin{array}{c} 73 \\ 74 \end{array}
             load_2nd_stage
        inz
        WriteString Error_Msg1
                                            ; Display error message
 75
 76
77
78
      .no 386:
             .no 386
        jmp
 79
     load_2nd_stage
                                            ; Load the remaining portion of the
 80
                                            : bootstrap loader into memory
 81
 82
     .repeat:
 83
              RESET_DISK_DRIVE
 84
             bx, [Address_Stage_2]
                                            ; ES:BX points to disk buffer
       les
 85
              ah, BIOS_READ_SECTOR
                                            ; AH = 2: Read Disk Sector function
        mosr
 86
        mov
             al, BOOTSTRAP_SECTORS
                                            ; AL = ?: Number of sectors to read
 87
        mov
             cx, 0002h
                                            ; CH = 0: Track number
 88
                                            ; CL = 2: Starting sector (BIOS numbers disk
 89
                                            : sectors from 1)
 90
              dx, dx
                                            ; DH = 0: Head, DL = 0: Drive
 91
                                            : Call BIOS disk services
        int
             13h
                                            ; Carry flag (CF) set if error occurred
 92
        inc
             relocate loader
 93
                                            ; (AH contains the controller status)
 94
        dec
              byte [Retry]
                                            ; Retry operation at least three times
 95
                                            ; before reporting the disk error
        jnz
              .repeat
 96
97
        push
 98
        WriteString Error Msg2
                                            ; Display error message
 99
100
        pop
101
        and
             eax, OffOOh
102
        shr
              eax. 8
103
        call
             WRITE HEX
                                            ; Display result code of disk operation
104
105
     .disk_error:
106
                                            : Go into endless loop. User must reset
        imp .disk error
107
                                            ; system to try again or use a new disk
108
109
     ;* Relocate the complete bootstrap loader to the top of memory (128K below the display
110
111
     ;* memory).
     112
113
     relocate loader:
114
       les di, [Relocate_Destination]
115
        lds
             si, [Relocate_Source]
116
              ecx. BOOTSTRAP SIZE
        mov
117
        cld
118
              movsd
        rep
119
              SEGMENT_2ND:OFFSET_2ND
                                            ; Transfer control to 2nd stage
120
     *****************************
121
122
     ;* PROCEDURE: RESET_DISK_DRIVE
123
     * Reset the disk drive. This procedure should be called to prepare for disk I/O or when *
124
125
     ;* encountering disk access errors.
126
      127
     RESET DISK DRIVE:
128
       mov
             ah, BIOS RESET DISKETTE
                                            : AH = 0: Reset Disk System function
129
              dx, dx
                                            ; DL = 0: Drive
130
                                            ; Call BIOS disk services
        int
             13h
131
        ret
132
```

```
134
    :* PROCEDURE: WRITE CHAR
    ;* INPUT: AL
135
    ;* Writes the character specified in AL to the display at the current screen position
    :* using the current display attribute.
137
    138
139
    WRITE_CHAR:
140
      c1d
          di, [Display_Base]
141
      les
142
      add
          di, [Display_Pos]
143
      mov
           ah, [Display_Attribute]
144
      stosw
145
          word [Display_Pos], 2
      add
146
           ax, [Display_Pos]
147
      cwd
148
          CX DISPLAY SIZE
      mov
149
      div
150
      mov
           word [Display_Pos], dx
151
152
153
    154
    ;* INPUT: SI
155
    ;* Writes the character string specified in SI to the display at the current screen
156
157
    ;* position using the current display attribute. The string must be NULL terminated.
    159
    WRITE STRING:
160
    .while:
161
      lodsb
162
          al, 0
      cmp
163
      jz
           .done
164
      push
           si
165
      call
          WRITE_CHAR
166
      pop
           e i
167
           .while
      jmp
168
    .done:
169
170
171
    *************************
    :* PROCEDURE: WRITE LN
172
173
    ·* INPUT: none
174
    ;* Updates the current screen position to the next line. The position will automatically
175
    ;* wrap to the start of the display if WRITE_LN is called when the current screen
176
    ;* position references the last line.
    · · ·
177
178
    WRITE I.N:
179
    .while:
180
           ax. [Display Pos]
     mov
181
      cwd
182
           cx, DISPLAY_WIDTH
183
      shl
           cx. 1
184
      div
           CY
185
           dx, 0
      cmp
186
187
           al, 20h
      mov
          WRITE_CHAR
188
      call
189
      jmp
           .while
190
    .done:
191
192
193
    194
    :* PROCEDURE: WRITE HEX
195
    ·* INPUT · EAX
196
    ;* Displays the contents specified in EAX in hexadecimal at the current screen position
    ;* using the current display attribute.
    198
199
    WRITE HEY
```

200		cld		
201		mov	bх,	Hex_Chars
202		mov	ecx	, eax
203		mov	si,	8
204	.while:			
205		rol ecx, 4		
206		mov	al,	cl
207		and	al,	Ofh
208		xlatb		
209		mov	ah.	[Display_Attribute]
210		les		[Display_Base]
211		add		[Display_Pos]
212		stosw		- 3- 3-
213		add	word	i [Display_Pos], 2
214		mov		[Display_Pos]
215		cwd	,	
216		mov	di	DISPLAY_SIZE
217		div	di,	DISCHALLUIZE
218		mov		d [Display_Pos], dx
219		dec	si	· [DISPING_105], dx
220		jnz	.wh:	110
221		ret	. WII.	ite
		ret		
$\frac{222}{223}$		ala da da da da da da da		
224	-			**************************************
				GOTOXY *
225		INPUT:		
226				e current position to the specified row (AL) and column (BL) *
227	-		****	***************************************
228		OXY:		
229		and		Offh
230		mov		DISPLAY_WIDTH
231		imul	cl	
232		and		Offh
233		add	ax,	
234		shl	ax,	1 ; AX: ((y*DISPLAY_WIDTH)+x)*2
235		cwd		
236		mov	bх,	DISPLAY_SIZE
237		div	bx	
238		mov	[Dis	splay_Pos], dx
239		ret		
240				
241	;**	*****	****	**************************
242	;*	PROCEDU	JRE:	CLEAR_DISPLAY *
243	;*	INPUT:	AH	*
244	;*	Clears	the	display to the attribute specified in AH. Resets the current position *
245	;*	to 0,0	and	sets the current attribute to AH. *
246	;**	*****	****	***************************************
247	CLE	AR_DISE	LAY:	
248		cld		
249		les		[Display_Base]
250		mov	cx,	DISPLAY_SIZE
251		shr	cx,	1
252		mov	al,	20h
253		rep	stos	3W
254		mov	word	i [Display_Pos], Oh
255		mov	[Dis	splay_Attribute], ah
256		ret		
257				
258	;**	*****	****	***************************************
259	;*			INITIALIZED VARIABLES *
260		*****	****	**********************
261	DAT	ASEG1		
262		Error_1	isg1	db 'ERROR: CPU is not an 80386', 0
263		Error_1		db 'ERROR: Disk error - ', 0
264		Hex_Cha		db "0123456789ABCDEF"
265				
266		Display	_Bas	se dd 0b8000000h

267 268 269	Display_Attribute db 07h Display_Pos dw 0000h
270 271 272	; Segment:Offset where second stage is loaded Address_Stage_2 dd 07c00200h
273 274 275	; Number of times to retry disk operations Retry db 03h
276 277 278	; Segment:Offset of bootstrap loader at startup Relocate_Source dd 07c00000h
279 280 281	; Segment:Offset where bootstrap loader will be relocated Relocate_Destination dd 80000000h
282 283 284	; BIOS equipment status word result (int 11h) Equipment_Status dw 0000h
285	;**************************************
286	;* Some variables are needed to track the progress of loading the kernel from the
287	;* diskette into memory. (Also refer to the LOAD_IMAGE procedure)
288	;**************************************
289 290 291	; Destination segment where images are loaded (LOAD_IMAGE) D_Segment dw 0000h
292	; Destination offset where images are loaded (LOAD_IMAGE)
293	D_Offset dw 0000h
294	
295	; Segment:Offset in memory where disk buffer resides (LOAD_IMAGE)
296 297	dsk_Buffer dd 90000000h
298	; Initially, LOAD_IMAGE starts with head 1
299 300	dsk_Head db 01h
301 302 303	; Initially, LOAD_IMAGE starts with track 0 dsk_Track db 00h
304	; Total number of tracks read
305	trk_Read dw 0000h
306	
307	; Total number of tracks to read
308	trk_Total dw 0000h
309	
310	; Current sector position. The BIOS and FDC number disk sectors from 1, not 0
311	sec_Current db 01h
312	
313	TIMES 510-(\$-\$\$) db 0 ; Zero-out up to 510-byte boundary
314	dw 0xAA55 ; and mark end of sector
315	
316	;**************************************
317	;* SECOND STAGE OF BOOTSTRAP LOADER
318	;*
319	;* The second stage of the bootstrap loader spans a number of sectors and contains code
320	;* to perform the following functions:
321	;* - Setting up the boot table
322	;* - Loading the runtime environment into memory
323	;* - Switching the processor to protected mode and transferring control to
324	;* the runtime environment
325	;*************************************
$\frac{326}{327}$	mov ax, SEGMENT_2ND
328	mov ds, ax
328 329	;**************************************
330	·
331	;* Gather some additional information and update the boot table ;************************************
332	xor ax, ax
333	mov es, ax
000	mov 00, un

334	mov	di, BT_DISPLAY_BASE	
335	mov	eax, [Display_Base]	
336	shr	eax, 12	
337	mov	[es:di], eax	; Update boot table
338			
339	mov	ax, [Equipment_Status]	
340	and	eax, 00000001h	; Bit 0 of equipment status indicates
341	anu	eax, 00000001H	
		1: DE DIGUERE THOMAS IND	; if a diskette drive is installed
342	mov	di, BT_DISKETTE_INSTALLED	
343	mov	[es:di], eax	; Update boot table
344			
345	mov	ax, [Equipment_Status]	
346	shr	eax, 6	
347	and	eax, 00000003h	; Bits 6 and 7 of equipment status
348			; contain the number of diskette drives
349	inc	eax	; 00 - 1 drive installed when bit 0 was set
350	mov	di, BT_DISKETTE_TOTAL	
351	mov	[es:di], eax	; Update boot table
352		2-2	,
353	mov	ax, [Equipment_Status]	
354	shr	eax, 9	
			Bit 0 40 144 6 1 1 1 1
355	and	eax, 00000007h	; Bits 9, 10 and 11 of equipment status
356			; contain the number of serial adapters
357	mov	di, BT_SERIAL_TOTAL	
358	mov	[es:di], eax	; Update boot table
359			
360	;******	***********	*************
361	;* Retrie	eve base addresses for serial ports	from BIOS data area and store the *
362		nation in the boot table	*
363			*************
364	mov	si, BIOS_COM4	
365	mov	di, BT_COM4	
366			
	mov	cx, 4	
367			
368	.read_ser		
369	mov	bx, [es:si]	
370	and	ebx, 0000ffffh	
371	mov	[es:di], ebx	
372	sub	si, 2	
373	sub	di, 4	
374	dec	cx	
375	jnz	.read_serial	
376	3		
377	mov	si, BIOS_DISPLAY_ADR_REG	
378	mov	ax, [es:si]	
379	mov	di, BT_DISPLAY_ADR_REG	
380	mov	[es:di], ax	; Update boot table
381			
382			**************
383	;* Memory	detection using three different me	thods: *
384	;* - INT	15h, function 88h should be support	ed by all PC's. Unfortunately, this function *
385	;* only	reports the amount of extended mem	ory between 1Mb and 64Mb and on some systems *
386		will only report the amount between	
387			ber of 1K blocks between 1 and 16Mb in AX *
388			in BX. This function is only supported by *
389			0 and AMI 8/23/94 or later for example) *
390			dvanced Configuration and Power Management *
391			
			by newer BIOS implementations. This function *
392			e) that can be used to isolate contigious *
393		cks for use by operating systems	*
394	;******	************	**************
395	mov	ah, BIOS_GET_EXT_MEMORY	
396	int	15h	
397	mov	di, BT_MEM_88H	
398	xor	bx, bx	
399	mov	es, bx	
400	and	eax, 0000ffffh	

```
401
              [es:di], eax
                                            : Update boot table
402
403
              di, BT_MEM_E801H
404
              dword [es:di], 0
                                            ; Entry contains 0 if not supported
        mov
405
              ax, BIOS_GET_EXT_MEMORY_64
        mov
406
        int
              15h
407
        jс
                                            ; Try function e820h if not supported
408
409
              eax, Offffh
        and
410
        and
              ebx, Offffh
411
                                            ; Convert 64K blocks to 1K blocks
        shl
              ebx, 6
412
             eax, ebx
        add
413
              di, BT_MEM_E801H
        mov
414
              [es:di], eax
                                            ; Update boot table
415
416
      .smap:
417
              eax, BIOS_GET_SMAP
418
        mov
              edx, SMAP_ID
                                            ; EDX = "SMAP"
419
              ebx, 0
                                            ; EBX = Continuation value, 0 indicates
        mov
                                            ; that operation starts at the beginning of
420
421
                                            ; of the memory map
                                            ; ECX = buffer size, minimum value is 20 bytes
422
        mov
              ecx, 20
\frac{423}{424}
                                            ; ES:DI = pointer to buffer used for result
        les
              di, [smap_ptr]
        int
              15h
425
426
      .smap_loop:
427
             .smap_done
        jc
             eax, SMAP_ID
428
429
            .smap_done
ecx, 20
        jne
430
        cmp
431
             .smap_done
        j1
432
433
        add di, 20
434
        inc dword [smap_count]
435
            dword [smap_count], MAX_SMAP_ENTRIES
436
        jge
            .smap_done
437
438
        cmp ebx, 0
439
             .smap_done
440
       mov eax, BIOS_GET_SMAP
441
       mov edx, SMAP_ID
442
443
        int
             15h
444
        jmp .smap_loop
445
446
     .smap_done:
447
       mov di, BT_MEM_SMAP_COUNT
       mov eax, [smap_count]
448
                                            ; Update the boot table
449
        mov [es:dil. eax
450
451
     ;* Load the runtime environment into memory
452
453
     454
        ClearDisplay BG_BLACK | FG_WHITE
455
        WriteString Load_Msg1
456
        call WRITE_LN
457
              word [D_Segment], KERNEL_SEGMENT
458
              word [D_Offset], KERNEL_OFFSET
        mov
459
              word [trk_Total], TRKS_KERNEL
        mov
460
        call
             LOAD_IMAGE
                                            ; Load the runtime system into memory
461
             WRITE_LN
462
             ax, KERNEL_SEGMENT
463
        mov
464
              es, ax
465
              eax, [es:KERNEL_OFFSET+LINK_BASE]
        mov
466
              eax, ENTRY POINT
467
              setup_kernel_stack
```

```
468
469
       WriteString Error_Msg3
470
     .link_base_error:
471
           .link_base_error
472
473
     474
     ;* Create the stack for the runtime environment. The stack is aligned to the nearest 4K *
475
    * boundary above the runtime system. For example, consider a runtime system (5724 bytes *
     * in size) linked at 11000h. The runtime system will stop at address 1265Ch. The nearest *
476
477
     ;* 4K boundary is located at address 13000h. Given a 16K stack for the runtime system
478
    ;* and the NULL page that separates the kernel and its stack, the new stack top will
479
     :* become 18000h (13000h+4000h+1000h).
480
     ******************************
481
     setup_kernel_stack:
482
            ax, KERNEL_SEGMENT
       mov
483
       mov
            es. ax
484
             eax, [es:KERNEL_OFFSET+HEAP_START] ; Determine linear address where runtime
485
             eax. Offfh
                                        ; system stops and align it on a 4K boundary
486
            ebx. Offfh
       mov
487
       not.
             ahv
488
       and
             eax, ebx
489
       add
            eax, KERNEL_STACK_SIZE
                                        ; Add the kernel stack size to the aligned
490
                                          address and allocate room for the bottom
       add
            eax, 4096
491
                                          NULL page. The runtime system will be
492
                                        ; responsible for allocating the top
493
                                        : NULL page
494
495
            bx. bx
496
             es. bx
       mov
497
            bx, BT_KERNEL_STACK_TOP
       mov
498
             [es:bx], eax
                                        ; Update the boot table
499
             bx, BT_KERNEL_STACK_SIZE
500
            edx, KERNEL_STACK_SIZE
       mov
501
       mov
             [es:bx], edx
                                        : Update the boot table
502
503
             ebx, eax
       mov
504
             eax. Offffh
       and
505
                                        : Convert the linear address back into
       mov
             sp, ax
506
             ebx, 0f0000h
                                        ; a segment:offset pair since we are still
507
       shr
            ebx, 4
                                        ; running in real mode
508
       mov
            ss hy
509
510
     511
    * The motor of the disk drive may still be on and the BIOS may not switch it off in time *
512
    ;* when the switch to protected mode occurs. The motor may be stopped by sending a
513
    ;* command to the digital output register (DOR) of the floppy disk controller (FDC). The *
514
    ;* DOR is an 8 bit register and has the following format:
515
    :*
516
    :*
              6 5 4 3 2 1 0
517
518
    :* | MOTD | MOTC | MOTB | MOTA | DMA | REST | DR1 | DR0 |
519
    520
    ;* MOTD, MOTC, MOTB and MOTA control the status of the drive motor (1 = start, 0 = stop), *
521
522
    * DR1 and DR0 control drive selection (00 = Drive A, 01 = Drive B, etc). The REST bit
523
     ;* must be set to allow the controller to accept commands
524
     525
      mov dx, FDC_DOR1
526
       mov al. FDC DOR REST+FDC DOR DMA
                                         : Reset controller, DMA/TRQ enabled
527
           dx, al
528
529
    530
    :* STEP 1
531
     ;* Disable interrupts by clearing the interrupt flag (IF = 0). NMI's are not disabled
     532
       mov si, PM_Switch_Msg1
533
534
       call WRITE_STRING
```

```
535
       call WRITE LN
536
537
538
    539
    ;* Activate address line 20 (A20). The output of this line is gated through the 8042
    ;* keyboard controller. However, the keyboard input buffer must be empty before A20 may
    ;* be gated on. A simple test is also performed to determine if A20 is really enabled
     ;* because some systems can be problematic, especially those using an MCA bus or
544
     ;* if the A20 gating option in the CMOS is set to fast. If the test fails, an alternative *
    ;* method using the System Control port (92h) is applied before testing A2O again. An
     :* error message is displayed if this method also fails.
547
     548
            si, PM_Switch_Msg2
549
       call
            WRITE_STRING
550
       call WRITE LN
551
552
            FLUSH_KBD_BUFFER
553
            al. KBD CMD WRITE OUTPUT
                                        : The next data byte written to port 60h
554
                                        ; will be written to the micro-controller
555
                                        ; output port
556
       out
            KBD_STATUS_PORT, al
557
       call
            FLUSH KBD BUFFER
558
                                        · Enable A20
       mov
            al Odfh
559
            KBD_INPUT_PORT_0, al
            FLUSH KBD BUFFER
560
561
562
       call TEST_A20
563
            .init_idt
       inc
564
565
            al, SYSTEM_CONTROL_PORT
566
            al, A20_STATUS
                                        ; Enable A20
567
       and
            al, Ofeh
                                        : Mask out the reset bit
568
            SYSTEM CONTROL PORT. al
       out
569
570
       call
            TEST_A20
571
            .init idt
       inc
572
573
            si, PM_A20_Failed_Str
574
       call
            WRITE_STRING
575
       call WRITE IN
576
     .a20_error:
577
            .a20 error
       jmp
578
579
     ******************
580
    ;* Create an empty interrupt descriptor table (IDT) by loading the address of the table
     :* into the interrupt descriptor table register (IDTR). Interrupts generated when an
583
     ;* empty IDT is present will cause a shutdown.
584
     585
     .init idt:
      mov si, PM_Switch_Msg3
586
587
       call WRITE_STRING
588
       call WRITE_LN
589
590
       dh 66h
                                        : Ensure that a 32-bit instruction is executed
591
       lidt [ptrIDT]
                                        ; and load the IDTR
593
     594
     ;* Initialise the global descriptor table (GDT) by loading the global descriptor table
     :* register (GDTR). The GDTR is a 48-bit register consisting out of a 16-bit limit and
597
     ;* 32-bit base address. The limit has been pre-computed and only the base address must be *
508
     599
      mov si, PM_Switch_Msg4
```

16

600

601

call WRITE STRING

602	call	WRITE_LN	
603			
604	xor	eax, eax	
605	mov	ax, cs	
606	shl	eax, 4	
607	mov	ebx, GDT	
608	add	eax, ebx	; EAX contains physical address of GDT
609	mov	dword [ptrGDT+2], eax	; Store base address
610	db 66h		; Ensure that a 32-bit instruction is executed
611	lgdt	[ptrGDT]	; and load the GDTR
612			
613			**************
614	;* STEP 5		*
615			the system on the stack and compute value of $*$
616	;* ESP in		*
617	-		*************
618	mov	si, PM_Switch_Msg5	
619	call	WRITE_STRING	
620	call	WRITE_LN	
621	_		
622	push	word GDT_CODE_SELECTOR	
623	push	dword ENTRY_POINT	; Store system entry point on the stack
$624 \\ 625$	***	adu adu	
626	xor	edx, edx	
626 627	mov shl	dx, ss edx, 4	
628	xor	eax, eax	
629	mov	ax, sp	
630	add	edx, eax	; Store linear address of stack in EDX
631	auu	eux, eax	, Store linear address of Stack in EDA
632	******	**********	************
633	;* STEP 6		*
634			stection Enable bit (PE) and executing a JMP *
635		ction to serialize the CPU. There a	
636		traditional 80286 method using SMS	
637		smsw ax	*
638		or al, 1	*
639		lmsw ax	*
640	;*	jmp continue	*
641	;* 2) Set	ting the bit directly in control re	gister 0 (CRO). The lower 16 bits of CRO *
642			Control registers can only be accessed *
643			this point it has already been confirmed *
644			and consequently this method is used. *
645			***************
646		eax, cr0	
647		eax, CRO_PROTECTION_ENABLE	; Set PE bit
648		cr0, eax	a : 1: apr
649	jmp	.serialize	; Serialize CPU
650 651			
	.serializ		. Delend all the garment galactons
$652 \\ 653$		ax, GDT_DATA_SELECTOR	; Reload all the segment selectors
654		ds, ax	
655		ss, ax es, ax	; ES, FS and GS can also be loaded with the
656		fs, ax	; null descriptor if they are not going to
657		gs, ax	; be used
658		esp, edx	,
659			
660	db 66h		; Ensure that a 32-bit instruction is
661	retf		; generated and return to entry point
662			, , , , , , , , , , , , , , , , , , , ,
663	;*****	**********	************
664		URE TEST_A20	*
665	;* INPUT:		*
666	;* Determ	ine if A20 line is active. CF is se	t if A20 is not enabled *
667		***********	**************
668	TEST_A20:		

```
669
             di, 10h
       mov
670
            ax, Offffh
       mov
671
             es, ax
672
       xor
             ax, ax
673
       mov
             si, ax
674
             fs, ax
675
676
             ax, [es:di]
       mov
677
             ax, [fs:si]
       cmp
678
             .a20_done
679
680
     .a20 unknown:
681
             word [fs:si]
       not
682
             ax, [es:di]
683
             ax, [fs:si]
       cmp
684
             .a20_done
       jе
685
                                         ; Set CF to indicate error
686
       not
             word [fs:si]
687
       ret.
688
689
     .a20_done:
690
       clc
691
             word [fs:si]
       not
692
       ret
693
694
     ;* PROCEDURE: FLUSH_KBD_BUFFER
695
696
    ;* INPUT: none
697
     ;* Waits until the keyboard buffer is empty
698
     699
     FLUSH_KBD_BUFFER:
700
       in al, KBD_STATUS_PORT
                                         ; Read Keyboard status port
                                        ; Test if input buffer full flag (bit 2)
701
       and al, KBD_BUFFER_FULL
702
       jnz FLUSH_KBD_BUFFER
                                         ; is set
703
704
705
     *****************************
    * PROCEDURE: LOAD_IMAGE
706
707
    ;* INPUT: D_Segment, D_Offset, dsk_Track, dsk_Head, trk_Total
708
     ;* Loads an image from disk into memory starting at the address specified in D_Segment
     ;* and D_Offset. The operation starts at the first sector of the track specified in
709
710
     ;* dsk\_Track using the head number supplied in dsk\_Head. The number of tracks to be read
711
     ;* are specified in trk_Total.
712
     713 LOAD_IMAGE:
714
       cld
           byte [trk_Read], 0
715
                                            ; Initialize variables for loading
       mov
716
717
     .while0:
718
             ax, [trk_Read]
719
                                            : WHILE trkRead < trkTotal DO
             ax, [trk_Total]
       cmp
720
             .continue1
       jl
721
             .end0
       jmp
722
723
     .continue1:
             byte [sec_Current], 1
724
       mov
                                            ; secCurrent := 1;
725
             byte [Retry], 3
726
727
     .while1:
728
       cmp
             byte [sec_Current], SECTOR_PER_TRACK ; WHILE secCurrent < secPerTrack DO
729
       j1
             .read
730
             .end1
       jmp
731
732
     .read:
                                                 REPEAT
733
             RESET_DISK_DRIVE
       call
             ah, BIOS_READ_SECTOR
734
       mov
735
             al, SECTOR_PER_READ
```

```
736
                bx. [dsk Buffer]
         les
737
                ch. [dsk Track]
         mov
738
         mov
                cl, [sec_Current]
739
                dh, [dsk_Head]
         mov
740
                41 0
         mov
741
         int
                13h
                                                                Read data into disk buffer
742
         jnc
                .copy
743
                byte [Retry]
         dec
744
                                                              UNTIL (Result = 0) OR (Retry = 0)
         jnz
                .read
745
                                                              IF Result # 0 THEN
746
         push
747
         mov
                esi, Error Msg2
                WRITE_STRING
748
                                                               Display error message
         call
749
750
                eax
751
                eax. OffOOh
         and
752
         shr
                eax, 8
753
         call
                WRITE_HEX
754
755
       .disk error:
756
         jmp .disk_error
                                                                LOOP END
757
      ; The data can either fit within the current segment (.copy2) or else the data must be
758
      ; transferred using two operations (.copy1 and .copy2). This first operation will fill the
759
760
      ; current segment before the remainder of the disk buffer is transferred to the following
761
      : segment. It is also possible that the complete buffer must be copied to a new
762
      ; segment, so D_Offset and D_Segment are first adjusted to compensate for this.
763
      .copy:
                                                             ELSE
764
         mov
765
         call.
               WRITE_CHAR
766
                bx. Offffh
         motr
767
         sub
                bx, [D_Offset]
                                                               n := OFFFFH-D_Offset+1;
768
         inc
                bx
769
                                                                TF n = 0 THEN
         jnz
                .copy1
770
                [D_Offset], bx
                                                                 D_Offset := n;
         mov
771
         add
                word [D_Segment], 1000h
                                                                 INC(D_Segment, 1000H)
772
773
       .copy1:
774
                di, [D_Offset]
775
                ax, [D_Segment]
         mov
776
         mov
                es. ax
777
                bx, 0
778
                .copy2
779
                bx, BUFFER_SIZE
                                                                IF (n # 0) & (n < bufSize) THEN
         cmp
780
         jae
                .copy2
781
782
         push
783
                cx. bx
         mov
784
         lds
                si, [dsk_Buffer]
785
                cx, 2
         shr
786
                                                                  Copy data from disk buffer to
         rep
                movsd
787
                                                                  the destination buffer
788
789
                word [D_Segment], 1000h
                                                                  INC(D_Segment, 1000H);
790
                cx, BUFFER_SIZE
         mov
791
         cuh
                cx, bx
792
         push
                ds
793
         xor
                di, di
                                                                 D_Offset := 0;
794
                ax, [D_Segment]
         mov
795
796
                si, [dsk_Buffer]
797
         add
                si. bx
798
         shr
                cx. 2
799
                movsd
                                                                  Copy data from disk buffer to
         rep
800
                                                                  to destination buffer
801
         pop
                dя
802
```

```
803
               word [D Offset], BUFFER SIZE
804
        sub
               word [D Offset], bx
                                                              D Offset := BufSize-n:
805
               inc2
806
807
                                                            ELSE
      .copy2:
        push
808
809
               cx, BUFFER_SIZE_4
810
               si, [dsk_Buffer]
        lds
811
                                                              Copy whole disk buffer to
        rep
               moved
812
                                                              to destination buffer
813
               word [D Offset], BUFFER SIZE
814
                                                              INC(D Offset, bufSize)
815
816
                                                          END.
817
      .inc2:
818
               byte [sec_Current], SECTOR_PER_READ
                                                          INC(secCurrent secPerRead)
        add
819
               .while1
820
821
      .end1:
822
               al, [dsk_Head]
        mov
823
        add
               [dsk_Track], al
                                                     ; INC(dskTrack, dskHead);
824
               byte [dsk_Head], 1
        xor
825
               byte [trk_Read], al
                                                     ; INC(trkRead)
        add
826
        jmp
               while0
                                                     · END
827
828
      .end0:
829
        ret
830
831
     DATASEG2
832
        Load_Msg1
                         db 'Loading runtime system...', 0
                         db 'ERROR: Invalid link base in image', 0
833
        Error_Msg3
834
        PM_Switch_Msg1
                         db 'Disabling interrupts', 0
                         db 'Activating A20', 0
835
        PM_Switch_Msg2
836
        PM_Switch_Msg3
                         db 'Initializing IDT', 0
837
        PM_Switch_Msg4
                         db 'Initializing GDT', 0
        PM_Switch_Msg5
                         db 'Setting entry point and new stack', 0
        PM A20 Failed Str db 'A20 not enabled'.0
840
841
842
        smap ptr
                         44 00000600h
843
        smap_count
                         dd 0
845
     * Segment descriptors are 8 bytes (64 bits) long and every descriptor consists out of
     ;* three parts: the segment base address, segment limit and segment attributes. The
848
     ;* segment base is 32-bits in size, the segment limit is also 32 bits in size, but only
     ;* 20 bits are used. If the byte granularity is used, only small limits can be specified, *
     :* while 4K granularity allows for the addition of large segment limits (See Crawford.
851
     ;* chapter 5).
852
853
     :* Example (byte granularity)
854
     ;* Base = 12340000
855
           Limit = 0
856
           This example describes a segment consisting of 1 byte stored at
           linear address 12340000
858
859
     ;* Example (4K granularity)
860
    ;* Base = 12340000
861
           Limit = 0
862
           This example describes a segment consisting of 4K of memory
863
           starting at linear address 12340000 and ending at address 12340FFF
864
865
     ;* The layout of a segment descriptor is shown below
866
867
     ;* 63
                                                           16 15
                                                                             0
868
869
      ;* |
                   1.1
                                         1.1
                                                            1.1
```

```
:* | 31..24 of | | Segment Attributes | |
                                       0..23
                                                | | 0..15 of
871
    ;* | segment | |
                        | | of segment base | | segment limit |
    ;* | base | |
873
    ;* +-----+ +-----+ +
874
   :*
875
    ;* The segment attribute is 16 bits long and divided into the following fields:
876
877
    ;* 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
    ;* +---+---+---+---+
878
    ;* | | | A | 19..16 | | D |
879
    ;* | G | D | O | V | of segment | P | DPL | T |
881
    :* | | | L | limit | | 11 |
    ;* +---+---+---+---+---+---+
882
883
884
         - Granularity attribute. Set to 1 implies 4K granular limit
    ;* G
         - 1 for 80386, 0 for 80286. The interpretation of this bit depends
885
    ;* D
886
            on the type of the segment:
887
    ;*
             1 - Executable segments use the D bit to determine the
888
                default operand size. D=1 defaults to 32-bit addresses and
    :*
889
                32-bit and 8-bit operands. D=0 defaults to 16-bit addresses
    ;*
890
    ;*
                and 16-bit and 8-bit operands
891
             2 - Expand down segments use this bit to determine the upper limit
    ;*
                D=1 indicates a 4G upperlimit. D=0 indicates a 64K upper limit
892
    ;*
893
             3 - Segments addressed by SS use this bit to determine whether
    ;*
894
                to use ESP (D=1) or SP (D=0) for explicit stack reference
    ;*
895
                by way of PUSH and POP instructions
    :*
    ;* AVL - Availabe-for-software. Value of this bit is not interpreted by
896
897
            80386 and Intel promises that future compatible processors will not
898
            define a use for this bit
899
         - Present bit
    :* P
    ;* DPL - Descriptor Privilege Level. Value defines the privilege level
900
901
            associated with the segment
    ;* DT - Distinguishes between system segments (DT=1) and gates (DT=0)
903
    ;* TYPE - Defines the type of the memory descriptor.
904
     906
    ******************************
907
    ;* Global Descriptor Table (GDT) - This GDT is only a temporary table and will be
908
    ;* replaced by the runtime system's own GDT. However, a GDT is necessary to operate in
909
    ;* protected mode until the runtime system's own GDT is created. The following
910
    :* descriptors are created:
911
912
    ;* DESCRIPTOR NAME BASE LIMIT ATTRIBUTES
    * null descriptor 0 0 n/a
    ;* code segment 0 FFFFF TYPE = Execute/Read, 4K granular limit, DPL = 0
914
915
     ;* data segment
                     O FFFFF TYPE = Read/Write, 4K granular limit, DPL = 0
    917
918
919
      GDT TIMES 8 db 0
                                               ; Null descriptor
920
               db Offh, Offh, O, O, O, 9ah, Ocfh, O
                                               : Code segment descriptor
921
                                               ; Data segment descriptor
               db Offh, Offh, O. O. O. 92h, Ocfh, O
922
923
                        EQU $-GDT
924
     925
926
     ;* Both the GDTR and LDTR are composed of two parts. A 16-bit limit and a 32-bit base
927
928
     ptrGDT dw GDT_SIZE-1, 0, 0
929
                                       ; 48-bit pointer to GDT
930
      ptrIDT dw 0, 0, 0
                                       ; 48-bit null pointer to IDT
931
932
    TIMES ((BOOTSTRAP SECTORS+1)*SECTOR SIZE)-($-$$) db 0
933
```