

# Yingwei Zheng

 dtexzyw |  12012617@mail.sustech.edu.cn

## RESEARCH INTERESTS

---

**High-Performance Computing** (Automatic offloading of tasks to heterogeneous devices)

**Compiler** (LLVM/MLIR/DSL Compiler)

**Computer Graphics** (High-performance physically based rendering)

Anything that makes your application fast & scalable!

## EDUCATION

---

2020 - present Bachelor's Degree at **Southern University of Science and Technology**  
Department of Computer Science and Technology (Turing Class) GPA: 3.91/4.0 (1/191)

## SKILLS

---

Programming Languages	Modern C++ (7 years), CUDA (6 years)
Performance Tuning	System/Application/Microarchitecture level tuning
Compiler Infrastructure	LLVM (7 years), MLIR
Graphics API	OpenGL/DX11/DX12/Vulkan
Language Skill	Passed College English Test 6 (CET-6)/ Be able to read and reproduce academic papers proficiently

## AWARDS

---

Nov. 2021	<b>SC21 Student Cluster Competition Highest LINPACK Benchmark</b> LINPACK Benchmark (1/10), Overall (3/10) Contribution: tune LLNL cardioid and achieve 25% speedup on the NVIDIA DGX System • Optimize the CUDA kernel for spatial diffusion and save half the wall time
Nov. 2021	<b>2021 APAC HPC-AI Competition 1st Place &amp; AI Special Prize</b> Overall (1/36) Contribution: tune GROMACS with NVIDIA HPC-X MPI Library
June 2022	<b>ISC 2022 Student Cluster Competition Online Third Place Winner</b> Overall (3/16) Contribution: (Coding Challenge) optimize Xcompact3d and gain up to 7% performance benefits (0 → 46% overlapping rate) on the cluster equipped with NVIDIA Bluefield DPUs • Overlap computation with communication • Offload MPI primitives to DPUs using non-blocking MPI operations • Develop a tool for automatic data-flow analysis & transform at the source code level
Nov. 2022	<b>SC22 IndySCC 2nd Place</b> Hero HPL Challenge(2/10) Overall (2/10) Contribution: Leader/Cluster Maintainer, HPL/HPCG Benchmark

## HIGHLIGHT PROJECTS

---

**Piper** : a high-performance CPU/GPU physically based renderer

- **Spectral rendering** (IOR-based dielectric/conductor rendering, dispersion)
- OCIO support (SPD ↔ XYZ Color Space ↔ sRGB Color Space)
- Embree/OptiX backend (high-performance ray-tracing with SIMD/RT-Core)
- Custom rendering pipeline (real-time preview/NN-based image denoising)

**YAAS** : a sub-object OOB detector for the course project of Computer Security

- **Full C/C++17 compatibility** (RTTI/exceptions/threading/standard libraries)

- LLVM-based Instrumentation (provided as a built-in option in clang)
- Check GEP instead of LD/ST (detect more access violations than Address Sanitizer)
- Not limited to stack/heap objects (mmap/custom allocators/nested allocators)

**Hive** : a MIPS CPU for the course project of Computer Organization (H)

- Mips32r6 target (most of Integer/FP instructions are supported)
- LLVM-based toolchain
- Modern CPU features (Pipeline/Multiple issue/Out-of-order/Branch prediction/Hardware prefetcher)
- **LLVM patch** for Hive sub-target to improve instruction scheduling ( $\sim 2\%$  speedup)

**MiniZip** : an implementation of deflate for the course project of Algorithm Design And Analysis (H)

- Fine-tuned for Intel Rocket Lake CPU
- Optimal algorithm for length-limited huffman encoding
- up to **7x** faster (16 threaded)/**12x** faster (single-threaded) than 7-zip's standard deflate implementation in the same compression ratio

**PotatOS** : a tiny RISC-V OS for the course project of Operating Systems (H)

- Written from scratch in modern C++
- SMP support (Work-stealing based scheduler)
- Asynchronous I/O with zero-copy buffers
- **Musl libc support**

**CMMC** : a dependency-free C language family compiler for the course project of Compilers

- Multiple frontends (Spl/[SysY2022](#))
- Multiple backends (TAC/MIPS/RISC-V)
- SSA-based IR format inspired by LLVM/MLIR
- **Analysis/transform pipeline**