
The University of Alabama in Huntsville Electrical & Computer Engineering Department CPE 431 01 Test 2 November 13, 2008


1.	(1 point)(True or False) The number of sets in a fully associative cache is one.					
2.	(1 point) is an advanced pipelining technique that enables the processor					
	to execute more than one instruction per clock cycle.					
3.	(1 point) is a technique to get more performance from loops that					
	access arrays, in which multiple copies of the loop body are made and instructions from different					
	iterations scheduled together.					
1.	(1 point) is replacing a hardware component while the system is					
	running.					
5.	(1 point)(True or False) The number of sets in a two-way set associative cache is two.					
ó .	(15 points) Consider the MIPS five stage pipeline. For the base case, an instruction fetch takes 100 ps, a register read 60 ps, an ALU operation 150 ps, a data access 100 ps, and a register write 60 ps. If the register reads and write times can be shortened by 30 %, will the speedup obtained from pipelining be affected? If yes, by how much? Otherwise, why? What if the register reads and writes now take 30 % more time?					

7. (10 points) The speed of light is approximately 3 x 10⁸ meters per second, and electrical signals travel at about 50% of this speed in a conductor. When the term high speed is applied to a network, it is the bandwidth that is higher, not necessarily the velocity of the electrical signals. Calculate the "flight time", or latency, for the electrical signals. Consider two computers that are 20 meters apart and two computers that are 2000 kilometers apart.

8. (10 points) Consider a memory hierarchy using one of the three organizations for main memory shown. Assume that the cache block size is 32 words, that the width of organization (b) of the figure is four words, and that the number of banks in organization (c) is eight. If the main memory latency for a new access is 10 memory bus cycles and the transfer time is 1 memory bus cycle, what are the miss penalties for these organizations?



9. (20 points) Consider executing the following code on a pipelined datapath like the one shown except that it has forwarding.



```
lw
                                                            $t4, 4($t2)
sort:
         addi$sp, $sp, -20
         sw $ra, 16($sp)
                                                     slt
                                                            $t0, $t4, $t3
             $s3, 12($sp)
                                                            $t0, $zero, exit2
         SW
                                                     beq
             $s2, 8($sp)
                                                     add
                                                            $a0, $s2, $zero
         sw $s1, 4($sp)
                                                     add
                                                            $a1, $s1, $zero
         sw $s0, 0($sp)
                                                      jal
                                                            swap
         add $s2, $a0, $zero
                                                     addi
                                                            $s1, $s1, -1
         add $s3, $a1, $zero
                                                            for2tst
                                                      j
         add $s0, $zero, $zero
                                              exit2: addi
                                                            $s0, $s0, 1
                                                            for1tst
for1tst: slt $t0, $s0, $s3
                                                      j
         beg $t0, $zero, exit1
                                              exit1: lw
                                                            $s0, 0($sp)
         addi$s1, $s0, -1
                                                     lw
                                                            $s1, 4($sp)
for2tst: slt $t0, $s1, $zero
                                                            $s2, 8($sp)
                                                     lw
         bne $t0, $zero, exit2
                                                     lw
                                                            $s3, 12($sp)
         add $t1, $s1, $s1
                                                     lw
                                                            $ra, 16($sp)
         add $t1, $t1, $t1
                                                     addi
                                                            $sp, $sp, 20
         add $t2, $s2, $t1
                                                      jr
                                                             $ra
             $t3, 0($t2)
```

If the add \$t1 instruction two instructions after the for2tst label begins executing in cycle 1 and the beq \$t0, \$zero, exit2 is taken, what are the values stored in the following fields of the ID/EX pipeline register in the 12^{th} cycle? Assume that before the instructions are executed, the state of the machine was as follows:

The PC has the value 200_{10} , the address of the add $\fill 1000$ instruction

Every register has the initial value 20_{10} plus the register number.

Every memory word accessed as data has the initial value 10000₁₀ plus the byte address of the word.

Fill in all of the fields, even if the current instruction in that stage is not using them.

```
ID/EX.WB =
ID/EX.MEM =
ID/EX.EX =
ID/EX.PCInc =
ID/EX.ReadData1 =
ID/EX.ReadData2 =
```

ID/EX.SignExtend = ID/EX.WriteRt = ID/EX.WriteRd =

Cycle	IF	ID	EX	MEM	WB
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					

10. (15 points) Here is a series of address references given as word addresses: 1, 4, 8, 5, 20, 17, 19, 9, 56, 11, 4, 43, 5, 6. Assuming a four-way set associative cache with one-word blocks and a total size of 8 words that is initially empty and uses LRU, (a) label each reference in the list as a hit or a miss and (b) show the final contents of the cache.

11. (15 points) You have been asked to build a 1MB instruction cache for a processor with a 32-bit address and 32 bit words. You do not have a byte offset. You do need 2 bits of storage per block for valid, dirty and other status bits. How many 16K X 8 SRAM chips do you need if the cache is two-way set associative with two word blocks? Show the breakdown on the address into its cache access components and describe how the various SRAM chips are used.

12. (10 points) The MicroBlaze embedded soft core is a reduced instruction set computer (RISC) optimized for implementation in Xilinx field programmable gate arrays (FPGAs). It has a 32-bit instruction word with three operands and two addressing modes. MicroBlaze instructions are either Type A or Type B. The instruction formats for each are given below:

Bits	0-5	6-10	11-15	16-20	20-31
Type A	opcode	Rd	Ra	Rb	00000000000
Type B	opcode	Rd	Ra	Immediate	
				16-31	

For arithmetic/logical instructions, we have:

```
Rd \leftarrow Ra \text{ op } Rb, where op is +, -, AND, OR, etc.
                                                                     add
                                                                             Rd, Ra, Rb
For loads:
        Rd \leftarrow MEM[Ra + Rb]
                                                            lw
                                                                     Rd, Ra, Rb
        Rd \leftarrow MEM[Ra + Immediate]
                                                                     Rd, Ra, Imm
or
                                                            lw
For stores:
        MEM[Ra + Rb] \leftarrow Rd
                                                                     Rd, Ra, Rb
                                                            sw
        MEM[Ra + Immediate] \leftarrow Rd
                                                                     Rd,
                                                                            Ra, Imm
                                                            sw
For beq:
        PC \leftarrow Rb \text{ if } Ra = 0
                                                            beq
                                                                    Ra, Rb
```

The MicroBlaze has a 3 stage pipeline as follows:

Fetch Decode Execute

The register file is read in the Decode state and the ALU and memory operations take place in the Execute stage. Even without data hazards, the pipeline has stalls. Loads and stores require an additional cycle to complete (a total of 4) and beq requires two extra cycles to complete (a total of 5) if taken. If the beq is not taken, no stalls are required.

For the following MicroBlaze code, how many cycles will it take to execute?

add \$5, \$7, \$9 sw \$5, \$2, 200 sub \$5, \$5, \$5 beq \$5, \$2 add \$5, \$5, 20