
## The University of Alabama in Huntsville Electrical & Computer Engineering Department CPE 431 01 Test 2 November 14, 2013

NI		
Name:		

Show	all work. You will not reco	eive full credit for a problem if you do not show your work!
1.	(1 point)	_ locality is the principle stating that if a data location is references ther
	it will tend to be referer	nced again soon.
2.	(1 point) A memory	is a structure that uses multiple levels of
	memories.	
3.	(1 point)	is a scheme in which writes always update both the cache
	and the next lower leve	I of the memory hierarchy.
4.	(1 point)	is the process by which a virtual address is mapped
	to an address used to a	ccess memory.
5.	(1 point)	is the space on the disk reserved for the full virtual memory
	space of a process.	
6.	tagged cache. Given a passuming 2 words per b	gner wants to increase the size of a 4 KB virtually indexed, physically age size of 16 KB, is it possible to make a 16 KB direct-mapped cache, lock? If not, how would the designer increase the size of the cache? If so ct-mapped cache size possible?

7. (15 points) Consider executing the following code on a pipelined datapath like the one shown except that 1) it supports j instructions that complete in the ID stage, and 2) it has MEM/WB forwarding only. The register file does support writing in the first half cycle and reading in the second half cycle.



If the add \$s0 instruction one instructions before the for1tst label begins executing in cycle 1 and the beq \$t0, \$zero, exit1 is taken, what instructions are found in each of the five stages of the pipeline in the  $9^{th}$  cycle? Show the instructions being executed in each stage of the pipeline during each cycle. What value is stored in the ALUResult of the EX/MEM pipeline register in the  $9^{th}$  cycle? Assume that before the instructions are executed, the state of the machine was as follows:

The PC has the value  $200_{10}$ , the address of the add \$s0 instruction Every register has the initial value  $20_{10}$  plus the register number.

Every memory word accessed as data has the initial value  $10000_{10}$  plus the byte address of the word.

Cycle	IF	ID	EX	MEM	WB
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					

8. (10 points) Consider a pipeline for a register-memory architecture. The architecture has two instruction formats: a register-register format and a register-memory format. There is a single memory addressing mode (offset + base register). There is a set of ALU operations as follows:

```
ALUop← Rdest,Rsrc1,Rsrc2,offset
Rdest ← Rsrc1 ALUop Rsrc2

or Rdest ← Rsrc1 ALUop MEM[Rsrc2 + offset]

or
Rdest ← MEM[Rsrc2 + offset]

or
MEM[Rsrc2 + offset] ← Rsrc1

where the ALUop is one of the following:
Add, Subtract, And, Or(with or without offset)
Load(Rsrc1 omitted)
Store(Rdest omitted)
```

Rdest, Rsrc1 and Rsrc2 are registers.

Branches use a full compare of two registers and are PC-relative. Assume that this machine is pipelined so that a new instruction is started every clock cycle. The pipeline structure is

```
IF
      RF
            ALU1
                   MEM ALU2
                                WB
      ΙF
            RF
                   ALU1
                         MEM
                                ALU2
                                      WB
            IF
                   RF
                         ALU1
                                MEM
                                      ALU2
                                            WB
                   ΙF
                         \mathsf{RF}
                                      MEM
                                                   WB
                                ALU1
                                             ALU2
                         IF
                                RF
                                      ALU1
                                            MEM ALU2 WB
                                ΙF
                                      RF
                                             ALU1
                                                   MEM ALU2
```

The first ALU stage is used for effective address calculation for memory references and branches. The second ALU stage is used for operations and branch comparisons. RF is both a decode and register-fetch stage. Assume that when a register read and a register write of the same register occur in the same clock cycle, the write data is forwarded. For the following code fragment:

```
add $1, $1, 0($15)
add $2, $1, 4($15)
add $3,$2, 0($1)
add $2, $2, 4($1)
store $3, 8($1)
```

identify the data dependencies and draw a figure (using the multiple clock style) showing them as lines.

9. (25 points) a) (5 points) Consider the following loop executing on a MIPS pipeline with full forwarding. Calculate the number of cycles it takes to execute this loop, neglecting pipeline fill cycles. b) (15 points) Unroll the loop so that 3 iterations of the loop are executed at once and schedule the unrolled code on a 2-issue pipeline in which any instruction can be issued in any slot. c) (5 points) Calculate the speedup from the original loop to the unrolled loop scheduled on a 2-issue pipeline.

```
$s1, $zero, $zero
      add
            $t1, $s0, -240
      addi
Loop: add
            $t4, $t2, $t1
            $t3, 0($t4)
      lw
            $t3, 0($t3)
      lw
      add
            $s1, $s1, $t3
            $t1, $t1, 4
      addi
            $t1, $s0, Loop
      bne
```

Cycle	Issue Slot 1	Issue Slot 2
1		
2		
3		
4		
5		
6		
7		
8		
9		
10		

10. (5 points) The following code is written in MATLAB, where elements within the same column are stored contiguously. Does C (1, I) exhibit spatial locality? temporal locality? Explain your answers. A, B, and C are all arrays of integers 8000 by 8000.

```
for I=1:8000
for J=1:8
A(I,J) = B(J,1) + A(J, I) + C(1, I);
```

11. (15 points) Here is a series of address references given as byte addresses: 118, 483, 2069, 321, 368, 1077, 1505, 812, 2832, 373, 1411, 511, 1463, 690, 4820, 1714, 1508. Assuming a two-way set associative-mapped cache with four-word blocks and a total size of 32 words that is initially empty and uses LRU, (a) label each reference in the list as a hit or a miss and (b) show the entire history of the cache, including tag and data.

12. (15 points) Virtual memory uses a page table to track the mapping of virtual addresses to physical addresses. Consider this stream of virtual addresses as seen on a system: 9452, 30964, 19136, 46502, 38110, 16653, 48480. Assume 8KB pages, a four-entry fully associative TLB, and true LRU replacement. If pages must be brought in from disk, increment the next largest page number.

TLB

Valid	Tag	Physical Page Number
1	11	12
1	7	4
1	3	6
0	4	9

Page table

Valid	Physical page or in disk
1	5
0	Disk
0	Disk
1	6
1	9
1	11
0	Disk
1	4
0	Disk
0	Disk
1	3
1	12