The University of Alabama in Huntsville Electrical & Computer Engineering Department CPE 431 01 Test 2 November 14, 2012

Name:	
-------	--

Show all work.	You will	not receive	full credit	for a	problem	if you d	lo not s	show
your work!								


(1 point)	is a technique in which multiple copies of a loop body
are made and instructions from	different iterations are scheduled together.
(1 point)	_ is an advanced pipelining technique that enables the processor
to execute more than one instru	ction per clock cycle.
(1 point) The	is the time required to fetch a block into a level of the
memory hierarchy from the low	ver level.
(1 point) Getting a missing dat	a item early from the internal resources of the pipeline is called
·	
(1 point)(True or False)	The number of sets in a fully associative cache is one.
	are made and instructions from (1 point) to execute more than one instru (1 point) The memory hierarchy from the low (1 point) Getting a missing dat (1 point) (True or False)

6. (10 points) It is possible to have an even greater cache hierarchy than two levels. Consider a processor with the following parameters.

Base CPI, no memory stalls	Processor speed	Main memory access time	First-level cache miss rate	Second-level cache, direct- mapped speed	Local miss rate with second-level cache, direct-mapped	Third-level cache, eight-way set associative speed	Local miss rate with third-level cache, eight-way set associative
2.0	3 GHz	75 ns	5 %	15 cycles	30 %	50 cycles	35 %

Calculate the CPI for the processor given that the Memory accesses/instruction = 1.36 and that hits in the L1 cache incur no miss stalls.

7. (10 points) Consider executing the following code on a pipelined datapath like the one shown except that 1) it supports j instructions that complete in the ID stage, and 2) it has MEM/WB forwarding only. The register file does support writing in the first half cycle and reading in the second half cycle.



If the lw \$t4 instruction six instructions after the for2tst label begins executing in cycle 1 and the beq \$t0, \$zero, exit2 is taken, what instructions are found in each of the five stages of the pipeline in the 12^{th} cycle? Show the instructions being executed in each stage of the pipeline during each cycle.

Cycle	IF	ID	EX	MEM	WB
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					

8. (10 points) Consider the case of a seven-deep pipeline where the branch is resolved at the end of the fourth stage for unconditional branches and at the end of the sixth cycle for conditional branches. The program run on this pipeline has the following branch frequencies (as percentages of all instructions) are as follows:

Conditional branches 30% Jumps and calls 15%

Conditional branches 70% are taken

Assuming that the CPI of the program, neglecting branch hazards, is 1.0, how much slower is the real number, when branch hazards are considered?

9. (25 points) a) (5 points) Consider the following loop executing on a MIPS pipeline with full forwarding. Calculate the number of cycles it takes to execute this loop, neglecting pipeline fill cycles. b) (15 points) Unroll the loop so that 3 iterations of the loop are executed at once and schedule the unrolled code on a 2-issue pipeline in which any instruction can be issued in any slot. c) (5 points) Calculate the speedup from the original loop to the unrolled loop scheduled on a 2-issue pipeline.

```
addi $t1, $s0, 360

Loop: lw $s1, 0($t1)

add $s2, $s2, $s1

sw $s2, 0($t1)

addi $t1, $t1, -4

bne $t1, $s0, Loop
```

Cycle	Issue Slot 1	Issue Slot 2
1		
2		
3		
4		
5		
6		
7		
8		
9		
10		

10. (10 points) The following code is written in MATLAB, where elements within the same column are stored contiguously. Consider each variable and answer whether it exhibits spatial locality and whether it exhibits temporal locality. A, B, and C are all arrays of integers 8000 by 8000.

```
for I=1:8000
  for J=1:8
     A(I,J) = B(J,1) + A(J, I) + C(1, I);
```

11. (15 points) Here is a series of address references given as byte addresses: 0, 4, 16, 131, 232, 160, 1024, 30, 140, 3100, 179, 2180. Assuming a direct-mapped cache with four-word blocks and a total size of 32 words that is initially empty and uses LRU, (a) label each reference in the list as a hit or a miss and (b) show the entire history of the cache.

12. (15 points) As described in Section 5.4, virtual memory uses a page table to track the mapping of virtual addresses to physical addresses. This exercise shows how this table must be updated as addresses are accessed. The following table is a stream of virtual addresses as seen on a system. Assume 8 KB pages, a four-entry fully associative TLB, and true LRU replacement. If pages must be brought in from disk, increment the next largest page number.

12948, 49419, 46814. 13975, 40004, 12707, 52236

TLB

Valid	Tag	Physical Page Number
1	11	12
1	7	4
1	3	6
0	4	9

Page table

VPN	Valid	Physical page or in disk
0	1	5
1	0	Disk
2	0	Disk
3	1	6
4	1	9
5	1	11
6	0	Disk
7	1	4
8	0	Disk
9	0	Disk
10	1	3
11	1	12
12	0	Disk