

The University of Alabama in Huntsville
Electrical & Computer Engineering Department
CPE 431 01
Test 1
October 14, 2004

Name: _____

1. (10 points) Use the following code fragment:

```
        add    $t0, $zero, $zero
loop:   lw     $t1, 0($s0)
        add    $t0, $t0, $t1
        addi   $t1, $t1, 4
        sw     $t1, 0($s0)
        addi   $s0, $s0, -4
        bne    $2, $3, loop
```

Assume that the initial value of \$s0 is \$a0 + 256 and that this code fragment is run on a machine with a 2-GHz clock that requires the following number of cycles for each instruction:

Instruction	Cycles
addi	1
add, bne	2
sw, lw	3

In the worst case, how many seconds will it take to execute this code?

2. (1 point) _____ are individual commands to a computer.
3. (1 point) The component of the processor that performs arithmetic operations is the _____.

8. (15 points) When designing memory systems, it becomes useful to know the frequency of memory reads versus writes and also accesses for instructions versus data. Using the following average instruction-mix information, find
- (5 points) the percentage of all memory accesses for instructions
 - (5 points) the percentage of memory accesses that are writes
 - (5 points) the percentage of all data accesses that are reads.

Instruction	Percentage
lw	29
sw	15
add	18
sub	3
lui	7
beq, bne	6
jump	3
and, or	16
mult	3

- 9.. (5 points) What number does the two's complement binary number represent:

1101 1010 0011 1111₂?

10. (7 points) Given the bit pattern:

0010 1100 1010 0100 0101 0011 1100 0000₂

what does it represent, assuming that it is a MIPS instruction?

11. (18 points) Pseudoinstructions are not part of the MIPS instruction set but often appear in MIPS programs. For each pseudoinstruction in the following table, produce a minimal sequence of actual MIPS instructions to accomplish the same thing. You may need to use \$at for some of the sequences. In the table, big refers to a specific number that requires 32 bits to represent and small to a number that can fit in 16 bits.

Pseudoinstruction	What it accomplishes
beq \$t1, small, L	if (\$t1 = small) go to L
clear \$t0	\$t0 = 0
lw \$t5, big(\$t2)	\$t5 = Memory[\$t2 + big]

12. (10 points) Consider two different implementations, P1 and P2, of the same instruction set. There are five classes of instructions (A, B, C, D, E) in the instruction set. P1 has a clock rate of 4 GHz. P2 has a clock rate of 6 GHz. The average number of cycles for each instruction class for P1 and P2 is as follows:


Class	CPI on P1	CPI on P2
A	1	2
B	2	2
C	3	2
D	4	4
E	3	4

If the number of instructions executed in a certain program is divided equally among the classes of instructions except for class A, which occurs twice as often as each of the others, how much faster is P2 than P1?

13. (15 points) Consider the following idea: Let's modify the instruction set architecture and remove the ability to specify an offset for memory access instructions. Specifically, all load-store instructions with nonzero offsets would become pseudoinstructions and would be implemented using two instructions. For example:

```
addi $at, $t1, 104      # add the offset to a temporary
lw   $t0, $at           # new way of doing lw $t0, 104 ($t1)
```

- (a) (5 points) What changes would you want to make to the single-cycle datapath and control if this simplified architecture were to be used?



- (b) (10 points) If the delay for the instruction memory is 3 ns, the data memory is 2 ns, the register file delay (read or write) is 2 ns, the control (not ALU control) is 3 ns, and the ALU delay is 4 ns, what are the clock cycle times required for the original datapath and for the modified datapath? What is the highest percentage of load-store instructions with offsets that could be tolerated without total performance being degraded?