The University of Alabama in Huntsville ECE Department CPE 431 01 Test 2 November 9, 2017


	Name:
1.	(1 point) The only dependence/hazard where full forwarding cannot save the day is between
	and a
2.	(1 point) The minimum unit of information that may be either present or not present in physica
	memory is a
3.	(1 point) is an advanced pipelining technique that enables th
	processor to execute more than one instruction per clock cycle.
1.	(10 points) It is possible to have an even greater cache hierarchy than two levels. Consider a processor with the following parameters.

Calculate the CPI for the processor given that the Memory accesses/instruction = 1.36 and that hits in the L1 cache incur a 1 cycle stall.

5. (15 points) Here is a series of address references given as byte addresses: 118, 483, 2069, 321, 368, 1077, 1505, 812, 2832, 373, 1411, 511, 1463, 690, 4820, 1714, 1508, 1080. Assuming a two-way set associative-mapped cache with two-word blocks and a total size of 16 64-bit words that is initially empty and uses LRU, (a) label each reference in the list as a hit or a miss and (b) show the entire history of the cache, including tag and data.

Byte Address	Byte Address	Byte Address		
(Decimal)	(Hexadecimal)	(Binary)		
118	76	0000 0000 0111 0110		
483	1E3	0000 0001 1110 0011		
2069	815	0000 1000 0001 0101		
321	141	0000 0001 0100 0001		
368	170	0000 0001 0111 0000		
1505	5E1	0000 0101 1110 0001		
812	32C	0000 0011 0010 1100		
2832	B10	0000 1011 0001 0000		
373	175	0000 0001 0111 0101		
1411	583	0000 0101 1000 0011		
511	1FF	0000 0001 1111 1111		
122	7A	0000 0000 0111 1010		
690	2B2	0000 0010 1011 0010		
4820	12D4	0001 0010 1101 0100		
1714	6B2	0000 0110 1011 0010		
1508	5E4	0000 0101 1110 0100		
2070	816	0000 1000 0001 0110		
1080	438	0000 0100 0011 1000		

6. (15 points) Consider executing the following code on a pipelined datapath like the one shown except that 1) it supports j instructions that complete in the ID stage, and 2) it has EX forwarding only. The register file does support writing in the first half cycle and reading in the second half cycle.



```
$sp, $sp, -20
                                                           $t4, 4($t2)
sort:
         addi
                                                     lw
               $ra, 16($sp)
                                                     slt
                                                           $t0, $t4, $t3
         SW
                                                           $t0, $zero, exit2
               $s3, 12($sp)
                                                     bea
         SW
               $s2, 8($sp)
                                                           $a0, $s2, $zero
         SW
                                                     add
               $s1, 4($sp)
                                                           $a1, $s1, $zero
                                                     add
         SW
               $s0, 0($sp)
                                                     jal
                                                           swap
               $s2, $a0, $zero
                                                     addi
                                                           $s1, $s1, -1
         add
         add
               $s3, $a1, $zero
                                                     j
                                                           for2tst
               $s0, $zero, $zero
                                                           $s0, $s0, 1
         add
                                            exit2:
                                                     addi
for1tst: slt
               $t0, $s0, $s3
                                                     j
                                                           for1tst
         beq
               $t0, $zero, exit1
                                                           $s0, 0($sp)
                                            exit1:
                                                     lw
         addi
               $s1, $s0, -1
                                                     lw
                                                           $s1, 4($sp)
               $t0, $s1, $zero
for2tst: slt
                                                           $s2, 8($sp)
                                                     lw
               $t0, $zero, exit2
                                                           $s3, 12($sp)
         bne
                                                     lw
         add
               $t1, $s1, $s1
                                                     lw
                                                           $ra, 16($sp)
         add
               $t1, $t1, $t1
                                                           $sp, $sp, 20
                                                     addi
               $t2, $s2, $t1
         add
                                                     jr
                                                           $ra
               $t3, 0($t2)
         lw
```

If the add \$t2 instruction four instructions after the for2tst label begins executing in cycle 1 and the beq \$t0, \$zero, exit2 is taken, what instructions are found in each of the five stages of the pipeline in the 11^{th} cycle? Show the instructions being executed in each stage of the pipeline during each cycle. What value is stored in the ALUResult of the IF/ID pipeline register in the 11^{th} cycle? Assume that before the instructions are executed, the state of the machine was as follows:

The PC has the value 200₁₀, the address of the add \$t2 instruction

Every register has the initial value 20₁₀ plus the register number.

Every memory word accessed as data has the initial value 10000₁₀ plus the byte address of the word.

Cycle	IF	ID	EX	MEM	WB
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					

IF/ID.PCInc = _____

7.	(1 point)	(True/False) Knowing the number of words in a block is enough to know how
	many sets there a	are in a cache.

- 8. (1 point) _____ (True/False) A 4-way set associative cache always has 4 sets.
- 9. (10 points) The importance of having a good branch predictor depends on how often conditional branches are executed. Together with branch predictor accuracy, this will determine how much time is spent stalling due to mispredicted branches. In this exercise, assume that the breakdown of dynamic instructions into various instruction categories is as follows:

R-type	BEQ	JMP	LW	SW
50%	20%	5%	20%	5%

Also, assume the following branch predictor accuracies:

Always-Taken	Always-Not-Taken	2-Bit
65%	70%	90%

Stall cycles due to mispredicted branches increase the CPI. What is the extra CPI due to mispredicted branches with the (a) always-taken predictor, (b) always-not-taken predictor and (c) the 2-bit predictor? Assume that BEQ outcomes are determined in the EX stage, that JMP outcomes are determined in the ID stage, that there are no data hazards, and that no delay slots are used.

10. (15 points) Virtual memory uses a page table to track the mapping of virtual addresses to physical addresses. The following table is a stream of virtual addresses as seen on a system. Assume 16 KiB pages, byte addressing, a four-entry fully associative TLB, and true LRU replacement. If pages must be brought in from disk, increment the next largest page number. Given the address stream, and the shown initial state of the TLB and page table, show the final state of the system. Also list for each reference if it is a hit in the page table, or a page fault.

TLB

Valid	Tag	Physical Page Number
1	11	12
1	7	4
1	3	6
0	4	9

Page table

VPN	Valid	Physical page or in disk
0	1	5
1	0	Disk
2	0	Disk
3	1	6
4	1	9
5	1	11
6	0	Disk
7	1	4
8	0	Disk
9	0	Disk
10	1	3
11	1	12
12	0	Disk

	TLB	Page	Page
Address	Hit/Miss	Table	Fault
		Hit/Miss	Y/N
184,760			
110,824			
56,312			
119,200			
136,100			
151,692			
126,856			
40,000			

11. (15 points) Using the code below, unroll the loop so that three iterations are executed. Arrange the unrolled code to maximize performance. You may assume that the loop executes a multiple of three times. Calculate the number of cycles for the original and for the unrolled, rearranged code. Assume full forwarding and one cycle delay for taken branches.

```
$t2, $zero, $zero
Loop: sll
              $t3, $t2, 2
                                       # $t3 = i*4
              $t0, $t3, $s6
                                     # $t0 = &A[i]
       add
       add
              $t1, $t3, $s8
                                     # $t1 = &C[i]
       lw
              $t0, 0($t0)
                                     # $t0 = A[i]
              $t0, $t0, $s3
       add
                                     # $t0 = A[i]+j
                                    # $t0 = A[A[i]+j]
              $t0, 0($t0)
       lw
       sw $t0, 0($t1)
addi $t2, t2, 1
                                     \# C[i] = A[A[i]+j]
                                     # i++
       slt $t4, $t2, 90
       $\text{slt} & $\$t4, $\$t2, 90 & # $\$t4 = 1 if i < 90 \\
\text{bne} & $\$t4, $\$zero, Loop & # go back if i < 90
```

12. (15 points) In this exercise we look at memory locality properties of matrix computation. The following code is written in MATLAB, where elements within the same column are stored contiguously. Assume each word is a 32-bit integer.

```
for I = 1:8
  for J = 1:8000
    for K = 1:2000
        A[I][J][K] = B[J][1][I] + A[I][J][K];
```

- (a) References to which variables exhibit temporal locality?
- (b) References to which variables exhibit spatial locality?