

The University of Alabama in Huntsville
Electrical & Computer Engineering Department
CPE 431 01
Final Exam
December 11, 2001

Name: _____
Posting Code#1: _____
Posting Code#2: _____

1. (2 points) The two most important categories of Flynn's taxonomy for parallel machines are _____ and _____.
2. (1 point) _____ locality states that an item referenced is likely to be referenced if its neighbor is referenced.
3. (1 point) One addressing mode supported by the MIPS processor is _____.
4. (1 point) In computer architecture, speedup can often be achieved by throwing _____ at a problem.
5. (1 point) Compilers can help improve performance by _____ instructions.
6. (2 points) Parallel machines communicate with each other through _____ or _____ schemes.
7. (1 point) The most popular form of multiprocessor cache coherency scheme used in a single bus multiprocessor environment is called _____.
8. (1 point) In order to have the most accurate comparison of performance, the metric used is _____.
9. (5 points) Show the single MIPS instruction or minimal sequence of instructions for this C statement:

`a = b + 100;`

10. (15 points) A program repeatedly performs a three-step process: It reads in a 8-KB block of data from disk, does some processing on that data, and then writes out the result as another 8-KB block elsewhere on the disk. Each block is contiguous and randomly located on a single track on the disk. The disk drive rotates at 9600 RPM, has an average seek time of 8 ms, and has a transfer rate of 32 MB/sec. The controller overhead is 2 ms. No other program is using the disk or processor, and there is no overlapping of disk operation with processing. The processing step takes 20 million clock cycles, and the clock rate is 500 MHz. What is the overall speed of the system in blocks processed per second?

11. (5 points) Compute the maximum bandwidth for a synchronous bus with the following characteristics. The synchronous bus has a clock cycle time of 25 ns, and each bus transmission takes 1 clock cycle. The data portion of the bus is 32 bits wide. Find the bandwidth when performing one-word reads from a 100-ns memory.

12. (15 points) Here is a string of address references given as word addresses: 1, 4, 8, 5, 20, 17, 19, 56, 9, 11, 4, 43, 5, 6, 9, 75, 17. Assuming a two-way set associative cache with 4-word blocks and a total size of 64 words which is initially empty, label each reference in the list as a hit or miss and show the final contents of the cache. Use LRU replacement.

13. (10 points) Consider a pipeline for a register-memory architecture. The architecture has two instruction formats: a register-register format and a register-memory format. There is a single memory addressing mode (offset + base register). There is a set of ALU operations with the following format:

$ALUOp \leftarrow Rdest, Rsrc1, Rsrc2, offset$
 $Rdest \leftarrow Rsrc1 \ ALUOp \ Rsrc2$
 or $Rdest \leftarrow Rsrc1 \ ALUOp \ MEM[Rsrc2 + offset]$
 or $Rdest \leftarrow MEM[Rsrc2 + offset]$
 or $MEM[Rsrc2 + offset] \leftarrow Rsrc1$
 where the ALUOp is one of the following:
 Add, Subtract, And, Or(with or without offset)
 Load(Rsrc1 omitted)
 Store(Rdest omitted)

Rdest, Rsrc1 and Rsrc2 are registers.

Branches use a full compare of two registers and are PC-relative. Assume that this machine is pipelined so that a new instruction is started every clock cycle. The pipeline structure is

| | | | | | | | | | |
|----|----|------|------|------|------|------|------|------|------|
| IF | RF | ALU1 | MEM | ALU2 | WB | | | | |
| | IF | RF | ALU1 | MEM | ALU2 | WB | | | |
| | | IF | RF | ALU1 | MEM | ALU2 | WB | | |
| | | | IF | RF | ALU1 | MEM | ALU2 | WB | |
| | | | | IF | RF | ALU1 | MEM | ALU2 | WB |
| | | | | | IF | RF | ALU1 | MEM | ALU2 |
| | | | | | | IF | RF | ALU1 | MEM |
| | | | | | | | IF | RF | ALU1 |
| | | | | | | | | IF | RF |
| | | | | | | | | | IF |

The first ALU stage is used for effective address calculation for memory references and branches. The second ALU stage is used for operations and branch comparisons. RF is both a decode and register-fetch stage. Assume that when a register read and a register write of the same register occur in the same clock cycle, the write data is forwarded.

For the following code fragment:

```

add    $1, $1, 0($15)
add    $1, $1, 4($15)
add    $2, $2, 0($1)
add    $2, $2, 4($1)
store  $2, 8($1)
  
```

identify the data dependencies and draw a figure (using the multiple clock style) showing them as lines.

14. (5 points) Given the pipelined processor of Chapter 6 with forwarding, determine which instruction is being executed in each stage of the pipeline in cycle 11 of the following instruction sequence if it begins executing in cycle 1.

- | | |
|---------------------------|---------------------------|
| 1. addi \$23, \$29, 12 | 8. lw \$16, 4(\$2) |
| 2. sw \$2, 0(\$29) | 9. sw \$17, 0(\$2) |
| 3. sw \$15, 4(\$29) | 10. sw \$18, 4(\$2) |
| 4. sw \$16, 8(\$29) | 11. lw \$2, 0(\$29) |
| 5. muli \$8, \$5, 4 | 12. lw \$15, 4(\$29) |
| 6. add \$7, \$4, \$2 | 13. lw \$16, 8(\$29) |
| 7. lw \$15, 0(\$2) | 14. addi \$29, \$29, 12 |

(a) IF _____ ID _____ EX _____ MEM _____ WB _____

15. (10 points) Speedup is the measure of how a machine performs after some enhancement relative to how it performed previously. Thus, if some feature yields a speedup ratio of 2, performance with the enhancement is twice what it was before the enhancement. Hence, we can write

$$\text{Speedup} = \text{Execution time before improvement} / \text{Execution time after improvement}$$

Suppose that you are going to enhance a machine, and there are two possible improvements: either make multiply instructions run four times faster than before, or make memory access instructions run two times faster than before. You repeatedly run a program that takes 100 seconds to execute. Of this time, 20% is multiplication, 50% is memory access instructions, and 30% is other tasks.


(a) (5 points) What will the speedup be if you improve only multiply instructions?

(b) (5 points) What will the speedup be if you improve only memory accesses?

16. (10 points) What size messages would result in ATM outperforming Ethernet by a factor of ten, assuming the following latencies and bandwidths?

| Characteristic | Ethernet | ATM |
|------------------------------------|--------------|-------------|
| Bandwidth from node to network | 1.125 MB/sec | 10 MB/sec |
| Interconnect latency | 15 μ s | 50 μ s |
| HW latency to/from network | 6 μ s | 6 μ s |
| SW overhead sending to network | 200 μ s | 207 μ s |
| SW overhead receiving from network | 241 μ s | 360 μ s |

17. (15 points) Consider a single-cycle implementation of a MIPS processor which implements R-format, lw, sw, branch and jump instructions as shown in the figure below. In estimating the performance of the single-cycle implementation in the textbook, we assumed that only the major functional units had any delay (i.e., the delay of the multiplexors, control unit, PC access, sign extension unit, and wires was considered to be negligible). Assume that we change the delays specified such that the delay for the control unit is X ns and the delay for the ALU Control Unit is Y ns.



Assume that the operation time for the other functional units in the single-cycle implementation are the following:

Memory units: 2 ns

ALU and adders: 2 ns

Register file (read or write): 1 ns

- (5 points) What would the cycle time be if $X = 3$ and $Y = 3$?
- (5 points) What would the cycle time be if $X = 1$ and $Y = 4$?
- (5 points) What would the cycle time be if $X = 5$ and $Y = 2$?