The University of Alabama in Huntsville ECE Department CPE 431 01 Test 2 November 13, 2014

| | | Name: | | | |
|----|--|--|--|--|--|
| 1. | (3 points) The three Cs of caches are,, | | | | |
| | and | · | | | |
| 2. | (1 point) A | is a field in a table used for a memory hierarchy that contains the | | | |
| | address information required to identify whether the associated block in the hierarchy | | | | |
| | corresponds to a requested word. | | | | |
| 3. | (1 point) | is a scheme that handles writes by updating values only the | | | |
| | block in the cache, then writing the modified block to the lower level of the hierarchy when the | | | | |
| | block is replaced. | | | | |
| 4. | (10 points) It is possible processor with the follow | to have an even greater cache hierarchy than two levels. Consider a wing parameters. | | | |

| Base CPI, no memory stalls | Processor speed | Main memory access time | First-level cache miss rate | Second-level cache, direct- mapped speed | Local miss rate with secondlevel cache, direct-mapped | Third-level cache, eight-way set associative speed | Local miss rate with third- level cache, eight-way set associative |
|----------------------------|-----------------|-------------------------|-----------------------------|---|---|---|--|
| 2.5 | 3 GHz | 90 ns | 6 % | 25 cycles | 30 % | 60 cycles | 35 % |

Calculate the CPI for the processor given that the Memory accesses/instruction = 1.36 and that hits in the L1 cache incur no miss stalls.

5. (20 points) Here is a series of address references given as byte addresses: 118, 483, 2069, 321, 368, 1077, 1505, 812, 2832, 373, 1411, 511, 1463, 690, 4820, 1714, 1508. Assuming a two-way set associative-mapped cache with two-word blocks and a total size of 32 words that is initially empty and uses LRU, (a) label each reference in the list as a hit or a miss and (b) show the entire history of the cache, including tag and data.

6. (15 points) a) Schedule the following code on a 2-issue pipeline in which one slot takes lw/sw instructions and the other slot takes R-type and branch instructions.


```
Loop:
             $s1, 0($t1)
       lw
             $s2, $s2, $s1
       add
             $s2, 0($t1)
       sw
             $s1, -4($t1)
      lw
             $s2, $s2, $s1
       add
             $s2, -4($t1)
       sw
             $s1, -8($t1)
      lw
             $s2, $s2., $s1
       add
             $s2, -8($t1)
       sw
       addi
             $t1, $t1, -12
             $t1, $s0, Loop
       bne
```

| Cycle | Issue Slot R type/Branch | Issue Slot lw/sw |
|-------|--------------------------|------------------|
| 1 | | |
| 2 | | |
| 3 | | |
| 4 | | |
| 5 | | |
| 6 | | |
| 7 | | |
| 8 | | |
| 9 | | |

7. (15 points) The following code is written in MATLAB, where elements within the same column are stored contiguously. Consider each variable and answer whether it exhibits spatial locality and whether it exhibits temporal locality. A, B, and C are all arrays of integers 8000 by 8000.

```
for J=1:8000
for I=1:8
A(I,J) = B(J,1) + A(J, I) + C(1, I);
```

8. (20 points) Consider executing the following code on a pipelined datapath like the one shown except that 1) it supports j instructions that complete in the ID stage, and 2) it has MEM/WB forwarding only. The register file does support writing in the first half cycle and reading in the second half cycle.



If the add \$s0 instruction one instructions before the forltst label begins executing in cycle 1 and the beq \$t0, \$zero, exit1 is taken, what instructions are found in each of the five stages of the pipeline in the 9^{th} cycle? Show the instructions being executed in each stage of the pipeline during each cycle. What value is stored in the ALUResult of the EX/MEM pipeline register in the 9^{th} cycle? Assume that before the instructions are executed, the state of the machine was as follows:

The PC has the value 200_{10} , the address of the add \$s0 instruction Every register has the initial value 20_{10} plus the register number.

Every memory word accessed as data has the initial value 10000_{10} plus the byte address of the word.

| Cycle | IF | ID | EX | MEM | WB |
|-------|----|----|----|-----|----|
| 1 | | | | | |
| 2 | | | | | |
| 3 | | | | | |
| 4 | | | | | |
| 5 | | | | | |
| 6 | | | | | |
| 7 | | | | | |
| 8 | | | | | |
| 9 | | | | | |
| 10 | | | | | |
| 11 | | | | | |
| 12 | | | | | - |

9. (15 points) Using the code below, unroll the loop four times. Arrange the unrolled code to maximize performance. You may assume that the loop executes a multiple of four times.

```
Loop: lw $s2, 0($s0)

sub $s4, $s2, $s3

sw $s4, 0($s0)

addi $s0, $s0, 4

bne $s0, $s3, Loop
```