## The University of Alabama in Huntsville Electrical & Computer Engineering Department CPE 431 01 Test 2 November 10, 2011

Name:
-------


## Show all work. You will not receive full credit for a problem if you do not show your work!

- 4. (10 points) Multilevel caching is an important technique to overcome the limited amount of space that a first level cache can provide while still maintaining its speed. Consider a processor with the following parameters.

Base CPI, no memory stalls	Processor speed	Main memory access time	First-level cache miss rate per instruction	Second-level cache, direct-mapped speed	Global miss rate with second-level cache, direct-mapped	Second-level cache, eight-way s et associative speed	Global miss rate with second-level cache, eight-way set associative
2.0	2.5 GHz	125 ns	4.8 %	15 cycles	2.2 %	25 cycles	1.4 %

Calculate the CPI for the processor in the table using: 1) only a first-level cache, 2) a second-level direct-mapped cache, and 3) a second-level eight-way set-associative cache.

5. (10 points) Consider executing the following code on a pipelined datapath like the one shown (no forwarding) except that 1)it supports j instructions that complete in the ID stage,. The register file does support writing in the first half cycle and reading in the second half cycle.



If the addi \$s1 instruction one instruction before the for2tst label begins executing in cycle 1 and the bne \$t0, \$zero, exit2 is taken, what instructions are found in each of the five stages of the pipeline in the 14<sup>th</sup> cycle? Show the instructions being executed in each stage of the pipeline during each cycle. Assume that before the instructions are executed, the state of the machine was as follows:

The PC has the value 200<sub>10</sub>, the address of the addi \$s1 instruction

Every register has the initial value  $20_{10}$  plus the register number.

Every memory word accessed as data has the initial value 10000<sub>10</sub> plus the byte address of the word.

Cycle	IF	ID	EX	MEM	WB
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					

6. (10 points) Consider the MIPS five stage pipeline. For the base case, an instruction fetch takes 100 ps, a register read 60 ps, an ALU operation 150 ps, a data access 100 ps, and a register write 60 ps. If the register reads and write times can be shortened by 30 %, will the speedup obtained from pipelining be affected? If yes, by how much? Otherwise, why? What if the register reads and writes now take 30 % more time?

7. (20 points) (a) Identify all of the data dependencies in the following code. (b) How is each data dependency either handled or not handled by forwarding? Draw a multiple clock cycle style diagram to support your answer.

```
add $2, $5, $4

lw $4, 28($2)

add $3, $4, $5

sw $4, 100($2)

add $3, $3, $8
```

- 8 (20 points) Consider the following loop executing on a MIPS pipeline. Assume that the loop always executes an even number of iterations.
  - a) Calculate the number of cycles it takes to execute this loop 10 times, neglecting pipeline fill cycles under the following conditions.
  - b) Reorder the loop to optimize it as much as possible under the following conditions.
    - i) The pipeline has EX/MEM forwarding only
    - ii) The pipeline has MEM/WB forwarding only.

```
Loop: lw $1, 40($6)
add $5, $5, $8
add $6, $6, $8
sw $1, 20($5)
beq $1, $0, Loop
```

9. (10 points) The following code is written in MATLAB, where elements within the same column are stored contiguously. Consider each variable and answer whether it exhibits spatial locality and whether it exhibits temporal locality. A and B are both arrays of integers 8000 by 8000.

```
for I=1:8000
for J=1:8
A(I,J) = B(J,1) + A(J, I);
```

10. (15 points) Here is a series of address references given as byte addresses: 0, 4, 16, 131, 232, 160, 1024, 30, 140, 3100, 179, 2180. Assuming a two-way set associative cache with one-word blocks and a total size of 8 words that is initially empty and uses LRU, (a) label each reference in the list as a hit or a miss and (b) show the entire history of the cache.