

The University of Alabama in Huntsville
Electrical & Computer Engineering Department
CPE 431 01
Final Exam Solution
Fall 2012

1. (1 point) Processors that are part of an SMP need to coordinate when sharing data, this process is called synchronization.
2. (1 point) Clusters are collections of commodity computers connected via standard networks..
3. (1 point) An SMP only needs one copy of the operating system.
4. (1 point) Fine-grained multithreading switches between threads on each instruction, often done round robin.
5. (1 point) One reason that it is difficult to write fast parallel processing programs is load balancing.
6. (10 points) The following problems deal with translating from C to MIPS. Assume that the variables f, g, h, i and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively. Assume that the elements of the arrays A and B are 4-byte words. Write the MIPS statements that accomplish this function.

B[i] = A[i] + B[i];

```

sll    $t0, $s3, 2
add    $t1, $s6, $t0
lw     $t2, 0($t1)
add    $t1, $s7, $t0
lw     $t3, 0($t1)
add    $t4, $t2, $t3
sw     $t4, 0($t1)

```

7. (15 points) Here is a series of address references given as word addresses: 1, 4, 8, 5, 20, 17, 19, 56, 209, 11, 4, 43, 5, 36, 8, 16. Assuming a direct mapped cache with two word blocks and a total size of 16 words that is initially empty, (a) label each reference in the list as a hit or a miss and (b) show the entire history of the cache

$$16\text{words} \times \frac{1\text{block}}{2\text{words}} \times \frac{1\text{set}}{1\text{block}} = 8\text{sets}$$

| | Index BO | | Hit/Miss |
|-----|---------------|-------|----------|
| 1 | 000_0000_0000 | 000 1 | m |
| 4 | 000_0000_0000 | 010 0 | m |
| 8 | 000_0000_0000 | 100 0 | m |
| 5 | 000_0000_0000 | 010 1 | h |
| 20 | 000_0000_0001 | 010 0 | m |
| 17 | 000_0000_0001 | 000 1 | m |
| 19 | 000_0000_0001 | 001 1 | m |
| 56 | 000_0000_0011 | 100 0 | m |
| 209 | 000_0000_1101 | 000 1 | m |
| 11 | 000_0000_0000 | 101 1 | m |
| 4 | 000_0000_0000 | 010 0 | m |

```

43    000_0000_0010 101 1    m
5     000_0000_0000 010 1    h
36    000_0000_0010 010 0    m
8     000_0000_0000 100 0    m
16    000_0000_0001 000 0    m

```

| | |
|---|--|
| 0 | MEM[0:1], M[16:17], M[208:209], M[16:17] |
| 1 | MEM[18:19] |
| 2 | MEM[4:5], M[20:21], M[4:5], M[36:37]] |
| 3 | |
| 4 | M[8:9], M[56:57], M[8:9] |
| 5 | M[10:11], M[42:43] |
| 6 | |
| 7 | |

8. (5 points) Represent 351285.75 as a double precision floating point number. Express your answer in hexadecimal.

351285.75 = 0101_0101_1100_0011_0101.11

Normalizing gives 1.0101_0111_0000_1101_0111 x 2¹⁸

Exponent = 18 + Bias of 1023 = 1041 = 100 0001 0001

Sign = 0, since number is positive

Number = 0100_0001_0001_0101_0111_0000_1101_0111_

0000_0000_0000_0000_0000_0000_0000_0000 = 0x4115_70D7_0000_0000

9. (10 points) Mean Time Between Failures (MTBF), Mean Time To Replacement (MTTR), and Mean Time To Failure (MTTF) are useful metrics for evaluating the reliability and availability of a storage resource. Explore these concepts by answering the questions about a device with the following metrics.

| MTTF | MTTR |
|---------|---------|
| 3 Years | 12 days |

(a) Calculate the MTBF for the devices.

(b) Calculate the availability for this device.

MTBF = MTTF + MTTR = 3 years + 12 days = 3*365 + 12 = 1107 days

Availability = MTTF/MTBF = 3*365/1107 = 0.98916

10. (15 points) A program repeatedly performs a three-step process: It reads in a 8-KB block of data from disk, does some processing on that data, and then writes out the result as another 8-KB block elsewhere on the disk. Each block is contiguous and randomly located on a single track on the disk. The disk drive rotates at 9600 RPM, has an average seek time of 8 ms, and has a transfer rate of 32 MB/sec. The controller overhead is 2 ms. No other program is using the disk or processor, and there is no overlapping of disk operation with processing. The processing step takes 20 million clock cycles, and the clock rate is 500 MHz. What is the overall speed of the system in blocks processed per second?

$$\begin{aligned}
 \text{Disk Access} &= \text{seek} + \text{rotational latency} + \text{controller} + \text{transfer} \\
 &= 8 \text{ ms} + 0.5 \text{ rotations} * 1 \text{ minute} / 9600 \text{ rotations} * 60 \text{ s/min} + 2 \text{ ms} + 8 \text{ KB} / 32 \text{ MB/s} \\
 &= 8 \text{ ms} + 3.13 \text{ ms} + 2 \text{ ms} + 0.25 \text{ ms} \\
 &= 13.38 \text{ ms}
 \end{aligned}$$

Since each block processed involves two accesses (read and write), the disk component of the time is 26.76 ms per block processed. The (non-overlapped) computation takes 20 million clock cycles at 500 MHz, or another 40 ms. Thus, the total time to process one block is 66.76 ms, and the number of blocks processed per second is simply $1/0.06676 = 14.98$.

11. (15 points) The following table shows the number of instructions for a program.

| | Arithmetic | Store | Load | Branch | Total |
|--|------------|-------|------|--------|-------|
| | 750 | 150 | 600 | 100 | 1600 |

Assume that arithmetic instructions take 1 cycle, load and store 4 cycles, and branches 3 cycles and that the program executes on a 2 GHz processor. If the number of load instructions can be reduced by 40 %, what is the speedup and the CPI?

$$CPI_{orig} = \frac{1 * 750 + 4 * 150 + 4 * 600 + 3 * 100}{1600} = \frac{4050}{1600} = 2.53125$$

$$ET_{orig} = IC_{orig} * CPI_{orig} * CT = 1600 * 2.53125 * 0.5 \text{ ns} = 2025 \text{ ns}$$

$$IC_{load_new} = IC_{load_old} * 0.6 = 600 * 0.6 = 360$$

$$IC_{new} = 750 + 150 + 360 + 100 = 1360$$

$$CPI_{new} = \frac{1 * 750 + 4 * 150 + 4 * 360 + 3 * 100}{1360} = \frac{3090}{1360} = 2.27$$

$$ET_{new} = IC_{new} * CPI_{new} * CT = 1360 * 2.27 * 0.5 \text{ ns} = 1545 \text{ ns}$$

$$\text{Speedup} = 2025 \text{ ns} / 1545 \text{ ns} = 1.31$$

12. (5 points) What is the value of the following 32 bits if they represent a single precision floating point number?

$$0x8880B340 = 1000 \ 1000 \ 1000 \ 0000 \ 1011 \ 0011 \ 0100 \ 0000$$

$$\text{Sign} = 1, \text{ number is negative}$$

$$\text{Biased Exponent} = 0001 \ 0001 = 17$$

$$\text{Exponent} = \text{Biased Exponent} - \text{Bias} = 17 - 127 = -110$$

$$\text{Fract} = 2^{-8} + 2^{-10} + 2^{-11} + 2^{-14} + 2^{-15} + 2^{-17} = 0.0054702759$$

$$(-1)^1 \times (1.0054702759) \times 2^{-110} = 7.74 \times 10^{-34}$$

13. (10 points) The MicroBlaze embedded soft core is a reduced instruction set computer (RISC) optimized for implementation in Xilinx field programmable gate arrays (FPGAs). It has a 32-bit instruction word with three operands and two addressing modes. MicroBlaze instructions are either Type A or Type B. The instruction formats for each are given below:

| Bits | 0-5 | 6-10 | 11-15 | 16-20 | 20-31 |
|--------|--------|------|-------|-----------|--------------|
| Type A | opcode | Rd | Ra | Rb | 000000000000 |
| Type B | opcode | Rd | Ra | Immediate | |
| | | | | 16-31 | |

For arithmetic/logical instructions, we have:

$Rd \leftarrow Ra \text{ op } Rb$, where op is +, -, AND, OR, etc. `add Rd, Ra, Rb`

For loads:

$Rd \leftarrow \text{MEM}[Ra + Rb]$ `lw Rd, Ra, Rb`

or $Rd \leftarrow \text{MEM}[Ra + \text{Immediate}]$ `lw Rd, Ra, Imm`

For stores:

$\text{MEM}[Ra + Rb] \leftarrow Rd$ `sw Rd, Ra, Rb`

$\text{MEM}[Ra + \text{Immediate}] \leftarrow Rd$ `sw Rd, Ra, Imm`

For beq:

$PC \leftarrow Rb$ if $Ra = 0$ `beq Ra, Rb`

The MicroBlaze has a 3 stage pipeline as follows:

| Fetch | Decode | Execute |
|-------|--------|---------|
|-------|--------|---------|

The register file is read in the Decode state and the ALU and memory operations take place in the Execute stage. Even without data hazards, the pipeline has stalls. Loads and stores require an additional cycle to complete (a total of 4) and beq requires two extra cycles to complete (a total of 5) if taken. If the beq is not taken, no stalls are required.

For the following MicroBlaze code, how many cycles will it take to execute?


```
add    $5, $7, $9
lw     $9, $5, $3
sw     $9, $5, 200
sub    $5, $5, $5
beq    $5, $2
add    $5, $5, 20
```

| Cycle | Fetch | Decode | Execute |
|-------|---------|---------|---------|
| 1 | add \$5 | | |
| 2 | lw \$9 | add \$5 | |
| 3 | sw \$9 | lw \$9 | add \$5 |
| 4 | sub \$5 | sw \$9 | lw \$9 |
| 5 | sub \$5 | sw \$9 | lw \$9 |
| 6 | beq \$5 | sub \$5 | sw \$9 |
| 7 | beq \$5 | sub \$5 | sw \$9 |
| 8 | after1 | beq \$5 | sub \$5 |
| 9 | after2 | after1 | beq \$5 |
| 10 | after3 | after2 | beq \$5 |
| 11 | after4 | after3 | beq \$5 |
| 12 | target | | |

It takes 11 cycles.

14. (10 points) In this exercise, we examine how latencies of individual components of the datapath affect the clock cycle time of the entire datapath, and how these components are utilized by instructions. For problems in this exercise, assume the following latencies for logic blocks in the datapath:

| I-Mem | Add | Mux | ALU | Regs | D-Mem | Sign-Extend | Shift-Left-2 | Control |
|--------|-------|-------|--------|--------|--------|-------------|--------------|---------|
| 200 ps | 80 ps | 20 ps | 120 ps | 120 ps | 300 ps | 15 ps | 10 ps | 240 ps |



What is the clock cycle for this datapath?

The clock cycle is 1020 ps.