

The University of Alabama in Huntsville
Electrical & Computer Engineering Department
CPE 431 01
Final Exam
December 1, 2011

Name: _____

1. (1 point) _____ is replacing a hardware component while the system is running
2. (1 point) _____ are networks of off-the-shelf, whole computers.
1. (1 point) For _____ elements, their outputs depend only on the current inputs.
4. (1 point) A _____ cache structure is one in which a block can be placed in any location in the cache.
5. (1 point) _____ are individual commands to a computer.
6. (10 points) Consider the following portions of two different programs running at the same time on three processors in a symmetric multicore processor (SMP). Assume that before this code is run, w is 3, x is 5 and y and z are 1. w , x , y , and z are type `int`.
Core 1: $y = 5/z;$
Core 2: $x = (x + y)/w + 1;$
Core 3: $z = w*x + y;$

What are all the possible resulting values of w , x , y , and z ? Show all possible interleavings of instructions and the resulting values of w , x , y , and z .

7. (5 points) Sometimes software optimization can dramatically improve the performance of a computer system. Assume that a CPU can perform a multiplication operation in 10 ns, and a subtraction operation in 1 ns. (a) How long will it take for the CPU to calculate the result of $d = a \times b - a \times c$? (b) Could you optimize the equation so that it will take less time? (c) If so, what is the resulting speedup?
8. (10 points) Here is a series of address references given as word addresses: 1, 4, 8, 5, 20, 17, 19, 56, 9, 11, 4, 43, 5, 6. Assuming a two-way set associative cache with four word blocks and a total size of 32 words that is initially empty, (a) label each reference in the list as a hit or a miss and (b) show the entire history of the cache

9. (10 points) Given your understanding of PC-relative addressing, explain why an assembler might have problems directly implementing the branch instruction in the following code sequence:

```
here:      beq    $s0, $s2, there
...
there      add    $s0, $s0, $s0
```

Show how the assembler might rewrite this code sequence to solve these problems.

10. (5 points) What is the value of the following 32 bits if they represent a single precision floating point number?

0xDB348880

11. (10 points) A secret agency simultaneously monitors cellular phone conversations and multiplexes the data onto a network with a bandwidth of 5 MB/sec and an overhead latency of 150 μ s per 1 KB message. Calculate the transmission time per message and determine whether there is sufficient bandwidth to support this application. Assume that the phone conversation data consists of 2 bytes sampled at a rate of 4 KHz.

12. (10 points) Assume you are configuring a Sun Fire x4150 server and assume that this configuration contains four processors. Determine whether configurations of 4, 8, and 16 disks present an I/O bottleneck.

Program Instructions Per I/O Operation	OS Instructions Per I/O Operation	Workload (KB reads)	Processor Speed (Instructions/Second)
500,000	100,000	32	1 Billion

The seek time for the disks is 2.9 ms. Consider sequential reads and writes. The disks rotate at 15,000 RPM and have a sustained transfer rate of 112 MB/s. Assume that the bandwidth of all other elements is sufficient to sustain the I/O rate of the processors and the disks.

13. (10 points) There are several parameters that have an impact on the overall size of a page table. Listed below are several key page table parameters.

Virtual address size	Page size	Page table entry size
32 bits	4 KB	4 bytes

Calculate the total page table size for a system running five applications that utilize half of the memory available.

14. (10 points) Add the instruction `bgez` (branch on greater than or equal to zero) to the single-cycle datapath shown in the figure below. The `bgez` instruction is defined below. Add any necessary datapath elements and control signals and show the necessary additions to the table of control signals given.

`bgez rs, label`


if ($rs \geq 0$)

$PC \leftarrow PC + 4 + 4 * \text{offset}$

else

$PC \leftarrow PC + 4$

1	rs	1	offset
---	----	---	--------



Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0	bgez
R-format	1	0	0	1	0	0	0	1	0	
lw	0	1	1	1	1	0	0	0	0	
sw	d	1	d	0	0	1	0	0	0	
beq	d	0	d	0	0	0	1	0	1	
bgez										

d-don't care

15. (15 points) Unroll the following code so that three iterations of the loop are done at once. Assume the loop index is a multiple of 3 (i.e., \$10 is a multiple of twelve):

```
Loop: lw    $2, 0($10)
      sub   $4, $2, $3
      addi  $10, $10, 4
      sw    $4, 0($10)
      bne   $10, $30, Loop
```

Schedule this code for fast execution on a MIPS pipeline that has EX/MEM pipelining only. Assume initially \$10 is 0 and \$30 is 480 and that branches are resolved in the ID stage. How does the unrolled, scheduled code compare against the original code in terms of total execution time?