

### IPC-7351

# Generic Requirements for Surface Mount Design and Land Pattern Standard

Developed by the Surface Mount Land Patterns Subcommittee (1-13) of the Printed Board Design Committee (1-10) of IPC

#### Supersedes:

IPC-SM-782A with Amendments 1 & 2

Users of this publication are encouraged to participate in the development of future revisions.

#### Contact:

IPC 3000 Lakeside Drive, Suite 309S Bannockburn, Illinois 60015-1219 Tel 847 615.7100 Fax 847 615.7105

## **Table of Contents**

1 S	COPE	1	3.5.1	Solder Mask Finishes	30
1.1	Purpose	1	3.5.2	Solder Mask Clearances	30
1.2	Documentation Hierarchy	1	3.5.3	Land Pattern Surface Finishes	31
1.2.1	Component and Land Pattern Family Structure	2	4 C	OMPONENT QUALITY VALIDATION	31
1.3	Performance Classification		4.1	Validation Techniques	31
1.3.1	Producibility Levels		5 T	ESTABILITY	32
1.4	Land Pattern Determination		5.1	Board and Assembly Test	32
1.5	Terms and Definitions		5.1.1	Bare-Board Test	32
2 A	PPLICABLE DOCUMENTS	5	5.1.2	Assembled Board Test	32
2.1	IPC		5.2	Nodal Access	33
2.1	Electronic Industries Association		5.2.1	Test Philosophy	33
2.3	Joint Industry Standards (IPC)		5.2.2	Test Strategy for Bare Boards	33
2.4	International Electrotechnical Commission		5.3	Full Nodal Access for Assembled Board	33
2.5	Joint Electron Device Engineering Council	0	5.3.1	In-Circuit Test Accommodation	33
2.3	(JEDEC)	6	5.3.2	Multi-Probe Testing	34
3 D	ESIGN REQUIREMENTS	6	5.4	Limited Nodal Access	34
3.1	Dimensioning Systems		5.5	No Nodal Access	34
3.1.1	Component Tolerancing		5.6	Clam-Shell Fixtures Impact	34
3.1.2	Land Tolerancing		5.7	Printed Board Test Characteristics	35
3.1.2	Fabrication Allowances		5.7.1	Test Land Pattern Spacing	35
3.1.4	Assembly Tolerancing		5.7.2	Test Land Size and Shape	35
3.1.5	Dimension and Tolerance Analysis		5.7.3	Design for Test Parameters	35
3.2	Design Producibility		6 P	RINTED BOARD STRUCTURE TYPES	36
3.2.1	SMT Land Pattern		6.1	General Considerations	
3.2.2	Standard Component Selection		6.1.1	Categories	39
3.2.3	Circuit Substrate Development		6.1.2	Thermal Expansion Mismatch	
3.2.4	Assembly Considerations		6.2	Organic-Base Material	
3.2.5	Provision for Automated Test		6.3	Nonorganic Base Materials	
3.2.6	Documentation for SMT		6.4	Alternative PCB Structures	
3.3	Environmental Constraints		6.4.1	Supporting-Plane PCB Structures	39
3.3.1	Moisture Sensitive Components		6.4.2	High-Density PCB Technology	39
3.3.2	End-Use Environment Considerations		6.4.3	Constraining Core Structures	39
3.4	Design Rules		6.4.4	Porcelainized Metal (Metal Core) Structures	39
3.4.1	Component Spacing		7 4	CCEMPLY CONCIDED ATION FOR CUREACE	
3.4.2	Single- and Double-Sided Board Assembly			SSEMBLY CONSIDERATION FOR SURFACE IOUNT TECHNOLOGY (SMT)	39
3.4.3	Component Stand-off Height for Cleaning	22	7.1	SMT Assembly Process Sequence	
3.4.4	Fiducial Marks	22	7.2	Substrate Preparation	
3.4.5	Conductors	24	7.2.1	Adhesive Application	40
3.4.6	Via Guidelines		7.2.2	Conductive Adhesive	
3.4.7	Standard PCB Fabrication Allowances		7.2.3	Solder Paste Application	
3.4.8	Panelization		7.2.4	Solder Preforms	
3.5	Outer Layer Surface Finishes		7.3	Component Placement	
	=,			- · r	

7.3.1	Component Data Transfer	41	8.6.4	Resistance to Soldering	. 47
7.4	Soldering Processes	42	8.7	SOT89	. 47
7.4.1	Wave Soldering	42	8.7.1	Basic Construction	. 47
7.4.2	Vapor Phase (VP) Soldering	42	8.7.2	Marking	. 48
7.4.3	IR Reflow Soldering	43	8.7.3	Carrier Package Format	. 48
7.4.4	Hot Air/Gas Convection Soldering	43	8.7.4	Resistance to Soldering	. 48
7.4.5	Laser Reflow Soldering	43	8.8	SOD123	. 48
7.4.6	Conduction Reflow Soldering	43	8.8.1	Basic Construction	. 48
7.5	Cleaning	43	8.8.2	Marking	. 48
7.6	Repair/Rework	43	8.8.3	Carrier Package Format	. 48
7.6.1	Heatsink Effects	43	8.8.4	Resistance to Soldering	. 48
7.6.2	Dependence on Printed Board		8.9	SOT143	. 48
	Material Type	44	8.9.1	Basic Construction	. 48
7.6.3	Dependence on Copper Land and	4.4	8.9.2	Marking	. 48
	Conductor Layout	44	8.9.3	Carrier Package Format	. 48
8 IF	PC-7352 DISCRETE COMPONENTS	44	8.9.4	Resistance to Soldering	. 48
8.1	Chip Resistors (RESC)	44	8.10	SOT223	. 48
8.1.1	Basic Construction	45	8.10.1	Basic Construction	. 49
8.1.2	Marking	45	8.10.2	Marking	. 49
8.1.3	Carrier Package Format	45	8.10.3	Carrier Package Format	. 49
8.1.4	Resistance to Soldering	45	8.10.4	Resistance to Soldering	. 49
8.2	Chip Capacitors (CAPC)	45	8.11	TO252 (DPAK Type)	. 49
8.2.1	Basic Construction	45	8.11.1	Basic Construction	. 49
8.2.2	Marking	45	8.11.2	Marking	. 49
8.2.3	Carrier Package Format	45	8.11.3	Carrier Package Format	. 49
8.2.4	Resistance to Soldering	45	8.11.4	Resistance to Soldering	. 49
8.3	Inductors (INDC, INDM, INDP)	45	8.12	Molded Body Diode (DIOSMB)	
8.3.1	Basic Construction	45	9 IP	•	
8.3.2	Marking	45	9 IP	C-7353 GULLWING LEADED COMPONENTS, NO SIDES	. 49
8.3.3	Carrier Package Format	45	9.1	SOIC	. 50
8.3.4	Resistance to Soldering	45	9.1.1	Basic Construction	. 50
8.4	Tantalum Capacitors (CAPT)	45	9.1.2	Marking	. 50
8.4.1	Basic Construction		9.1.3	Carrier Package Format	. 50
8.4.2	Marking	46	9.1.4	Resistance to Soldering	. 50
8.4.3	Carrier Package Format	46	9.2	SOP8/SOP63 (SSOIC)	. 50
8.4.4	Resistance to Soldering		9.2.1	Basic Construction	. 50
8.5	Metal Electrode Face Diodes (DIOMELF,		9.2.2	Marking	. 50
	RESMELF)	47	9.2.3	Carrier Package Format	. 50
8.5.1	Basic Construction	47	9.2.4	Resistance to Soldering	
8.5.2	Marking	47	9.3	SOP127 (SOP-IPC-782)	
8.5.3	Carrier Package Format	47	9.3.1	Marking	. 51
8.5.4	Resistance to Soldering		9.3.2	Carrier Package Format	
8.6	SOT23		9.3.3	Resistance to Soldering	
8.6.1	Basic Construction		9.4	TSSOPS	
8.6.2	Marking		9.4.1	Marking	
8.6.3	Carrier Package Format		9.4.2	Carrier Packages Format	
0.0.5		,	· · · · · · · ·	Carrot I actinged I Office	1

9.4.3	Resistance to Soldering	51	14.2.5 Def	ining Contact Assignment	61
9.5	CFP127			dling and Shipping	
9.5.1	Marking			d Pattern Analysis	
9.5.2	Carrier Packages Format			d Approximation	
9.5.3	Resistance to Soldering			al Variation	
10 I				are Ball Conditions	
10 1	PC-7354 J-LEADED COMPONENTS, IWO SIDES	52		d Pattern Calculator	
10.1	Basic Construction	52			02
10.2	Marking	52		359 NO LEAD COMPONENTS (QFN, LCC)	62
10.3	Carrier Package Format	52		C	
10.4	Process Considerations	52		king	
11 I	PC-7355 GULL-WING LEADED			rier Package Format	
	COMPONENTS, FOUR SIDES	52		cess Considerations	
11.1	BQFP (PQFP)	53		d Flat No-Lead (QFN)	
11.1.1	Carrier Package Format	53	_	king	
11.2	SQFP/QFP	53		rier Package Format	
11.2.1	Carrier Package Format	53		cess Considerations	
11.3	QFPR	54		der Resist Considerations	
11.3.1	Carrier Package Format			all Outline No-Lead (SON)	
11.4	CQFP	54		king	
11.4.1	Carrier Package Format	54		rier Package Format	
12 I	PC-7356 J LEADED COMPONENTS,			cess Considerations	
F	FOUR SIDES			der Resist Considerations	
12.1	PLCC				
12.1.1	Premolded Plastic Chip Carriers	55	16 ZERC	COMPONENT ORIENTATIONS	65
12.1.2	Postmolded Plastic Chip Carriers		APPENDIX	A (Informative) Test Patterns –	
12.2	PLCCR	55		Process Evaluations	71
12.2.1	Premolded Plastic Chip Carriers	56	APPENDIX		
12.2.2	Postmolded Plastic Chip Carriers	56		and Definitions	73
13 I	PC-7357 POST (DIP) LEADS, TWO SIDES	56	APPENDIX	C IPC-7351 Land Pattern Viewer	74
13.1	Termination Materials	56			
13.2	Marking	56		Figures	
13.3	Carrier Package Format	56	Figure 3-1	Profile Tolerancing Method	. 6
13.4	Resistance to Soldering	56	Figure 3-2	Example of 3216 (1206) Capacitor	
14 I	PC-7358 AREA ARRAY COMPONENTS			Dimensioning for Optimum Solder Fillet Condition	. 7
	BGA, FBGA, CGA)	57	Figure 3-3	Profile Dimensioning of Gull-Wing	
14.1	Area Array Configurations	57		Leaded SOIC	
14.1.1	BGA Packages	57	Figure 3-4	Pitch for Multiple Leaded Components	
14.1.2	Fine Pitch BGA Package (FBGA)	58	Figure 3-5	Courtyard Boundary Area Condition	15
14.1.3	Ceramic Column Grid Arrays (CGA)	58	Figure 3-6	Component Orientation for Wave-Solder Applications	21
14.2	General Configuration Issues	59	Figure 3-7	Alignment of Similar Components	
14.2.1	Device Outlines	59	Figure 3-8	Panel/Local Fiducials	
14.2.2	Contact Matrix Options	59	Figure 3-9	Local Fiducials	23
14.2.3	Selective Depopulation	60	Figure 3-10	Fiducial Locations on a Printed Board	23
14.2.4	Attachment Site Planning	60	Figure 3-11	Fiducial Size and Clearance Requirements	24

Figure 3-12	Use of Vias in High Component Density Printed Circuit Boards	5	Figure 13-1	DIP Construction
Figure 3-13	Conductor Routing Capability Test Pattern 2	5	Figure 14-1	Ball Grid Array (BGA) IC Package Example 57
Figure 3-14	Land Pattern to Via Relationship		Figure 14-2	Example of Plastic BGA Package Configurations
Figure 3-15	Examples of Via Positioning Concepts 2		Figure 14-3	Ceramic Column Grid Array (CGA) Package (Cross-Sectional View)
Figure 3-16	Vias Under Components		Figure 14-4	Bottom View of BGA Devices
Figure 3-17 Figure 3-18	•	•	Figure 14-5	One Package Size, Two Full Matrices 59
ŭ	Examples of Modified Landscapes		Figure 14-6	Perimeter and Thermally Enhanced
Figure 3-19 Figure 3-20	Conductor Clearance for V-Groove Scoring 3		rigule 14-0	Matrices
Figure 3-20	Breakaway (Routed Pattern) with		Figure 14-7	Staggered Matrix 60
rigule 3-21	Routed Slots	1	Figure 14-8	Selective Depopulation 60
Figure 3-22	Gang Solder Mask Window 3	1	Figure 14-9	Device Orientation and Contact A1 Position 61
Figure 3-23	Pocket Solder Mask Window 3	1	Figure 15-1	Quad Flat No-Lead (QFN) Construction 63
Figure 4-1	Component Operating Temperature Limits 3	2	Figure 15-2	Quad Flat No-Lead (QFN) Construction
Figure 5-1	Test Via Grid Concepts 3	4		(Cross-Sectional View) 64
Figure 5-2	General Relationship Between Test		Figure 15-3	Small Outline No-Lead (SON) Construction 64
Figure 5-3	Contact Size and Test Probe Misses 3: Test Probe Feature Distance from	5	Figure 16-1	Zero Component Rotations for Common Package Outlines
Figure 7-1	Component	6	Figure A-1	General Description of Process Validation Contact Pattern and Interconnect
	Mount Type 1b and 2b Surface Mount Technology4	0	Figure A-2	Photoimage of IPC-A-49 Test Board for Primary Side72
Figure 7-2	Assembly Process Flow for Two-Side Surface Mount with PIH	1		
Figure 8-1	Packaging of Discrete Components 4	4		Tables
Figure 8-2	Chip Resistor Construction 4	5	T.11. 0.4	
9 0 =	Only Reductor Conducted Control	O	Table 3-1	Iolerance Analysis Elements for Chip
Figure 8-3	Chip Capacitor Construction 4			Tolerance Analysis Elements for Chip Devices
· ·	-	6	Table 3-2	Devices
Figure 8-3	Chip Capacitor Construction 4	6 6 6	Table 3-2	Devices
Figure 8-3 Figure 8-4	Chip Capacitor Construction	6 6 6	Table 3-2 Table 3-3	Devices
Figure 8-3 Figure 8-4 Figure 8-5	Chip Capacitor Construction	6 6 6 7	Table 3-2	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7	Chip Capacitor Construction	6 6 6 7	Table 3-2 Table 3-3 Table 3-4 Table 3-5	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8	Chip Capacitor Construction	6 6 6 7 7	Table 3-2 Table 3-3 Table 3-4 Table 3-5	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9	Chip Capacitor Construction	6 6 6 7 7 7 8	Table 3-2 Table 3-3 Table 3-4 Table 3-5	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10	Chip Capacitor Construction	6 6 6 7 7 7 8	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           SOT 23 Construction         4           SOT 89 Construction         4           SOD 123 Construction         4           SOT143 Construction         4	6 6 7 7 7 8 8	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12	Chip Capacitor Construction 4 Inductor Construction 4 Tantalum Capacitor Construction 4 Metal Electrode Face Component Construction 4 Break-Away Diagram of MELF Components 4 SOT 23 Construction 4 SOT 89 Construction 4 SOD 123 Construction 4 SOD 123 Construction 4 SOT 123 Construction 4 SOT 123 Construction 4 SOT 123 Construction 4 SOT 123 Construction 4	6 6 6 7 7 7 8 8 8 8 9	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           SOT 23 Construction         4           SOT 89 Construction         4           SOD 123 Construction         4           SOT143 Construction         4           SOT 223 Construction         4           SOT 223 Construction         4           TO252 (DPAK Type) Construction         4	6 6 6 7 7 7 8 8 8 8 9	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           SOT 23 Construction         4           SOT 89 Construction         4           SOD 123 Construction         4           SOT143 Construction         4           SOT 223 Construction         4           SOT 223 Construction         4           SOIC Construction         5	6 6 7 7 7 8 8 8 8 9 9	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-2	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           SOT 23 Construction         4           SOT 89 Construction         4           SOD 123 Construction         4           SOT143 Construction         4           SOT 223 Construction         4           TO252 (DPAK Type) Construction         4           SOIC Construction         5           SOP8/SOP63 Construction         5	6 6 6 7 7 7 8 8 8 8 9 9 9 0	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-2 Figure 9-3	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           SOT 23 Construction         4           SOT 89 Construction         4           SOD 123 Construction         4           SOT143 Construction         4           SOT 223 Construction         4           SOT 223 Construction         4           SOIC Construction         5           SOP8/SOP63 Construction         5           SOP127 Construction         5	6 6 7 7 7 8 8 8 9 9 0 0	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-2 Figure 9-3 Figure 9-4	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           Components         4           SOT 23 Construction         4           SOT 89 Construction         4           SOD 123 Construction         4           SOT143 Construction         4           SOT 223 Construction         4           SOIC 223 Construction         4           SOIC Construction         5           SOP8/SOP63 Construction         5           SOP127 Construction         5           TSSOP Construction         5	6 6 7 7 7 8 8 8 8 9 9 0 0 1 1	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9 Table 3-10	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-2 Figure 9-3 Figure 9-4 Figure 9-5	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           Components         4           SOT 23 Construction         4           SOD 123 Construction         4           SOT143 Construction         4           SOT 223 Construction         4           TO252 (DPAK Type) Construction         4           SOP8/SOP63 Construction         5           SOP8/SOP63 Construction         5           TSSOP Construction         5           TSSOP Construction         5           CFP127 Construction         5	6 6 7 7 7 8 8 8 8 9 9 0 0 1 1	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9 Table 3-10 Table 3-11	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-12 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-1 Figure 9-2 Figure 9-3 Figure 9-4 Figure 9-5 Figure 10-1	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           Components         4           SOT 23 Construction         4           SOT 89 Construction         4           SOD 123 Construction         4           SOT143 Construction         4           SOT 223 Construction         4           SOIC Construction         5           SOP8/SOP63 Construction         5           SOP127 Construction         5           TSSOP Construction         5           CFP127 Construction         5           SOJ Construction         5	6 6 7 7 7 8 8 8 8 9 9 0 0 1 1 1 2 3	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9 Table 3-10 Table 3-11 Table 3-12	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-2 Figure 9-3 Figure 9-4 Figure 9-5 Figure 10-1 Figure 11-1	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           Components         4           SOT 23 Construction         4           SOD 123 Construction         4           SOT 123 Construction         4           SOT 223 Construction         4           SOT 223 Construction         4           TO252 (DPAK Type) Construction         5           SOP8/SOP63 Construction         5           SOP127 Construction         5           TSSOP Construction         5           CFP127 Construction         5           SOJ Construction         5           SOJ Construction         5           SOJ Construction         5           SOJ Construction         5	6 6 6 7 7 7 8 8 8 8 9 9 0 0 1 1 1 2 3	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9 Table 3-10 Table 3-11 Table 3-12	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-2 Figure 9-3 Figure 9-4 Figure 9-5 Figure 10-1 Figure 11-1 Figure 11-1	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           Components         4           SOT 23 Construction         4           SOD 123 Construction         4           SOT 123 Construction         4           SOT 223 Construction         4           SOT 223 Construction         4           TO252 (DPAK Type) Construction         5           SOP8/SOP63 Construction         5           SOP127 Construction         5           TSSOP Construction         5           CFP127 Construction         5           SOJ Construction         5           SQFP Construction         5           SQFP and QFP Construction         5	6 6 6 7 7 7 8 8 8 8 9 9 0 0 1 1 1 2 3 3 3 3	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9 Table 3-10 Table 3-11 Table 3-12 Table 3-13	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-2 Figure 9-3 Figure 9-3 Figure 9-5 Figure 10-1 Figure 11-1 Figure 11-2 Figure 11-3	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           Components         4           SOT 23 Construction         4           SOT 89 Construction         4           SOT 123 Construction         4           SOT 123 Construction         4           SOT 223 Construction         4           SOT 223 Construction         5           SOIC Construction         5           SOP8/SOP63 Construction         5           SOP8/SOP63 Construction         5           SOP127 Construction         5           SOP127 Construction         5           SOJ Construction         5           SOJ Construction         5           SQFP and QFP Construction         5           QFPR Construction         5	6 6 6 7 7 7 8 8 8 8 9 9 0 0 1 1 1 2 3 3 4	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9 Table 3-10 Table 3-11 Table 3-12 Table 3-13 Table 3-14	Devices
Figure 8-3 Figure 8-4 Figure 8-5 Figure 8-6 Figure 8-7 Figure 8-8 Figure 8-9 Figure 8-10 Figure 8-11 Figure 8-12 Figure 8-13 Figure 9-1 Figure 9-2 Figure 9-3 Figure 9-4 Figure 9-5 Figure 10-1 Figure 11-1 Figure 11-1	Chip Capacitor Construction         4           Inductor Construction         4           Tantalum Capacitor Construction         4           Metal Electrode Face Component         4           Construction         4           Break-Away Diagram of MELF         4           Components         4           SOT 23 Construction         4           SOD 123 Construction         4           SOT 123 Construction         4           SOT 223 Construction         4           SOT 223 Construction         4           TO252 (DPAK Type) Construction         5           SOP8/SOP63 Construction         5           SOP127 Construction         5           TSSOP Construction         5           CFP127 Construction         5           SOJ Construction         5           SQFP Construction         5           SQFP and QFP Construction         5	6 6 6 7 7 7 8 8 8 8 9 9 0 0 1 1 1 2 3 3 4 4 4	Table 3-2 Table 3-3 Table 3-4 Table 3-5 Table 3-6 Table 3-7 Table 3-8 Table 3-9 Table 3-10 Table 3-11 Table 3-12 Table 3-13 Table 3-14 Table 3-15 Table 3-16	Devices

IPC-7351 February 2005

Table 3-17	Conductor Width Tolerances, 0.046 mm [0.00181 in] Copper, mm [in]	. 28
Table 3-18	Feature Location Accuracy (units: mm [in])	. 28
Table 6-1	Printed Board Structure Comparison	. 37
Table 6-2	PCB Structure Selection Considerations	. 38
Table 6-3	PCB Structure Material Properties	. 38
Table 14-1	JEDEC Standard JEP95 Allowable Ball Diameter Variations for FBGA (mm)	. 58
Table 14-2	Ball Diameter Sizes (mm)	. 61
Table 14-3	Land Approximation (mm)	. 62
Table 14-4	BGA Variation Attributes (mm)	. 62
Table 14-5	Land-to-Ball Calculations for Current and Future BGA Packages (mm)	. 62

February 2005 IPC-7351

## Generic Requirements for Surface Mount Design and Land Pattern Standard

#### 1 SCOPE

This document provides information on land pattern geometries used for the surface attachment of electronic components. The intent of the information presented herein is to provide the appropriate size, shape and tolerance of surface mount land patterns to insure sufficient area for the appropriate solder fillet to meet the requirements of IPC/EIA J-STD-001, and also to allow for inspection, testing, and rework of those solder joints.

1.1 Purpose Although, in many instances, the land pattern geometries can be different based on the type of soldering used to attach the electronic part, wherever possible, land patterns are defined with consideration to the attachment process being used. Designers can use the information contained herein to establish standard configurations not only for manual designs but also for computer-aided design systems. Whether parts are mounted on one or both sides of the board, subjected to wave, reflow, or other type of soldering, the land pattern and part dimensions should be optimized to insure proper solder joint and inspection criteria.

Land patterns are dimensionally defined and are a part of the printed board circuitry geometry, as they are subject to the producibility levels and tolerances associated with plating, etching, assembly or other conditions. The producibility aspects also pertain to the use of solder mask and the registration required between the solder mask and the conductor patterns.

**Note 1:** The dimensions used for component descriptions have been extracted from standards developed by industrial and/or standards bodies. Designers should refer to these standards for additional or specific component package dimensions.

**Note 2:** For a comprehensive description of the given printed board and for achieving the best possible solder joints to the devices assembled, the whole set of design elements includes, beside the land pattern definition:

- · Soldermask.
- Solder paste stencil.
- Clearance between adjacent components.
- Clearance between bottom of component and PCB surface, if relevant.
- Keepout areas, if relevant.
- Suitable rules for adhesive applications.

The whole of design elements is commonly defined as "mounting conditions." This standard defines land patterns and includes recommendations for clearances between adjacent components and for other design elements.

**Note 3:** Elements of the mounting conditions, particularly the courtyard, given in this standard are related to the reflow soldering process. Adjustments for wave or other soldering processes, if applicable, have to be carried out by the user. This may also be relevant when solder alloys other than eutectic tin lead solders are used.

**Note 4:** This standard assumes that the land pattern follows the principle that, even under worst case conditions, the overlap of the component termination and the corresponding soldering land will be complete.

**Note 5:** Heat dissipation aspects have not been taken into account in this standard. Greater mass may require slower process speed to allow heat transfer.

**Note 6:** Heavier components (greater weight per land) require larger lands; thus, adding additional land pattern surface will increase surface area of molten solder to enhance capabilities of extra weight. In some cases the lands shown in the standard may not be large enough; in these cases, considering additional measures may be necessary.

**Note 7:** The land form may be rectangular with straight or rounded corners. In the latter case the area of the smallest circumscribed rectangle shall be equal to that of one with straight corners.

1.2 Documentation Hierarchy This standard identifies the generic physical design principles involved in the creation of land patterns for surface mount components, and is supplemented by a shareware IPC-7351 Land Pattern viewer that provides, through the use of a graphical user interface, the individual component dimensions and corresponding land pattern recommendations based upon families of components. The IPC-7351 Land Pattern Viewer is provided on CD-ROM as part of the IPC-7351. Updates to land pattern dimensions, including patterns for new component families, can be found on the IPC website (www.ipc.org) under "PCB Tools and Calculators." See Appendix C for more information on the IPC-7351 Land Pattern Viewer.