

Derek Tzeng

18-341

### Project 3: USB

I designed from the bottom up, so I first focused on the bit-level FSMs.

For the encoding half:


- sendSerialMSBtoLSB and sendSerialLSBtoMSB send data serially with the specified order
- bitStuff receives data serially and stuffs a 0 if it sees six consecutive 1's
- NRZI takes data serially and converts it to a non-Wakerly encoding

For the decoding half:


- unNRZI converts the non-Wakerly encoding back into 0's and 1's
- unStuff receives data serially and ignores the next bit after every six consecutive 1's it encounters
- wait\_sync waits for a SYNC, or 0000\_0001 to appear on the line. If this does not appear for 255 clock cycles then it times out
- receiveSerial receives data serially and stores it
- wait\_idle waits for the lines to go idle for 3 consecutive cycles. I use this to make sure the lines are safe to drive after I receive a packet.
- receive\_crc16 receives data serially and puts it through the CRC16 calculation

I also have hardware implementations of the crc5\_datapath and crc16\_datapath, which will be used for CRC calculations. These FSMs can be seen on the 3 next pages.


### Send Serial MSB to LSB




### Send Serial LSB to MSB




### CRC5-datapath



### bitstuff




### NRZI




unstuff

DP & ~DM : J=1  
 ~DP & DM : K=1  
 ~DP & ~DM : SEO=1


unstuff



unstuff




wait-sync




receive serial

shift-in#(w)



$ct \in [\log_2(w) - 1 : 0]$


wait-idle








# send {In/Out} Packet




module bitStreamEncoder-Token

# sendDataPacket





## receive Handshake Packet



### outputs


all-done = idle-done | timeout

error = timeout | (PID != ACK & PID != NAK) |

EOP != 3'b1XX

ack = PID == ACK

## receive Data Packet



### outputs

all-done = idle-done | timeout

error = timeout |

(pid != DATA) |

(residue != 16'h800D) |

(EOP != 3'b1XX)

With my packet level FSMs, I can now implement my transaction FSMs.

For an IN transaction, I will first send an IN packet. Then, I wait for the DATA. If it is corrupted, or it times out, then I send a NAK and retry up to 8 times, after which I will finish and signal an error. Otherwise, if I get a good DATA, then I send an ACK and finish with no errors.

For an OUT transaction, I will first send an OUT packet. Then, I send a DATA. If I get back a NAK, or it times out, I will retry sending the DATA up to 8 times, after which I will finish and signal an error. Otherwise if I get an ACK, I will finish with no errors.

The FSM diagrams for the transactions are on the next page.




## doIn Transaction (addr, endp, data)

Send In Packet (addr, endp)

receive DataPacket (data)

sendACK, sendNAK




## doOut Transaction (addr, endp, data)

send Out Packet (addr, endp)

send DataPacket (data)

receive HandshakePacket



With the transaction FSMs, all that is left is a read and a write FSM.

A read FSM simply performs an OUT and IN transaction. If either of them fail, then it finishes with an error.

Similarly, a write FSM performs two OUT transactions. If either of them fail, then it finishes with an error.

The diagrams for these FSMs are shown below.

