Dua Kaurejo

Overview

This arithmetic logic unit (ALU) is implemented in Verilog and performs a wide range of signed and unsigned arithmetic, logical, comparison, and bitwise shift operations. The ALU supports both 8-bit inputs (default configuration) and customizable input widths. The design includes overflow detection, carry flag generation, and flag updates to enable more sophisticated arithmetic and logical computations.

The ALU functionality is verified through a comprehensive testbench to ensure correctness for edge cases, signed and unsigned operations, and specific overflow scenarios.

Input Parameters

- A: NUM_BITS-bit input operand (interpreted as signed or unsigned based on the mode).
- **B**: NUM_BITS-bit input operand (interpreted as signed or unsigned based on the mode).
- **Opcode**: 4-bit code defining the operation to perform (e.g., addition, subtraction, etc.).
- Signed Mode: Determines whether the inputs are treated as signed or unsigned integers.
- **NUM_BITS**: the number of bits in inputs A & B, defaults to 8-bits

Output Parameters

- **Result:** *NUM_BITS*-bit result of the operation performed on A and B.
- Flags:
 - o **Z (Zero)**: Set to 1 if the result is 0.
 - o **N (Negative)**: Set to 1 if the result is negative in signed mode.
 - **C (Carry)**: Set to 1 if there is a carry/borrow out for unsigned **operations.**
 - V (Overflow): Set to 1 if there is signed overflow in arithmetic operations or division by zero.

ALU Code Explanation

Arithmetic Operations

1. Addition (Opcode: 0000):

Dua Kaurejo

- If signed_mode is enabled, signed addition is performed using a temporary signed variable. Overflow is detected if the sign of the result differs from the expected sign based on the operands.
- o If unsigned, the carry-out is computed and stored in the C flag.

2. Subtraction (Opcode: 0001):

- For signed mode, subtraction uses a temporary signed variable, and overflow is detected based on operand and result sign mismatch.
- o For unsigned mode, the carry-out (borrow) is computed and stored in the C flag.

3. Multiplication (Opcode: 0010):

- Signed multiplication is supported using a signed 16-bit intermediate result (s_mult_result). The overflow is detected if the upper bits differ from the sign extension of the lower bits.
- o For unsigned multiplication, carry-out is set if upper bits are non-zero.

4. **Division** (Opcode: 0011):

- o Handles division by zero by setting the overflow flag.
- Signed division checks for special cases like dividing the minimum signed value by -1, which causes overflow.

Logical and Bitwise Operations

- 1. **AND** (Opcode: 0100): Performs bitwise AND on A and B.
- 2. **OR** (Opcode: 0101): Performs bitwise OR on A and B.
- 3. **XOR** (Opcode: 0110): Performs bitwise XOR on A and B.
- 4. NOR (Opcode: 0111): Performs bitwise NOR on A and B.
- 5. **NOT** (Opcode: 1000): Performs bitwise NOT on A.

Comparison Operations

- 1. **Greater Than** (Opcode: 1001):
 - Checks if A > B. For signed mode, signed comparison is performed.
- 2. **Less Than** (Opcode: 1010):
 - o Checks if A < B. For signed mode, signed comparison is performed.
- 3. Equality (Opcode: 1011):
 - \circ Checks if A == B.

Dua Kaurejo

Shift Operations

- 1. Logical Left Shift (Opcode: 1100):
 - o Shifts A left by 1 bit and stores the MSB in the carry flag.
- 2. Logical Right Shift (Opcode: 1101):
 - o Shifts A right by 1 bit, filling the MSB with o, and stores the LSB in the carry flag.
- 3. Arithmetic Right Shift (Opcode: 1110):
 - $_{\odot}$ $\,$ Performs a right shift while preserving the sign bit in signed mode.

Table 1: List of ALU Operations and Relevant Flags

Operation	Opcode	Description	Affected Flags
Addition	0000	Adds A and B	Z, C, V, N
Subtraction	0001	Subtracts B from A	Z, C, V, N
Multiplication	0010	Multiplies A and B	Z, V, N, C (unsigned)
Division	0011	Divides A by B	Z, V
AND	0100	Logical AND between A and B	Z
OR	0101	Logical OR between A and B	Z
XOR	0110	Logical XOR between A and B	Z
NOR	0111	Logical NOR between A and B	Z
NOT	1000	Logical NOT of A	Z
Greater Than	1001	Checks if A is greater than B	Z
Less Than	1010	Checks if A is less than B	Z
Equality	1011	Checks if A is equal to B	Z
Logical Left Shift	1100	Shifts A left by 1	С
Logical Right Shift	1101	Shifts A right by 1	С
Arithmetic Right Shift	1110	Shifts A right by 1 (preserves MSB if signed)	С

Dua Kaurejo

Testbench Code Explanation

Overview

The testbench (ALU_tb.v) is designed to rigorously verify the ALU by simulating a variety of edge cases and standard operations. It uses parameterized input widths to enable flexibility for different configurations of the ALU.

Key Components

1. Inputs:

- o Raw values for A and B.
- signed_mode to toggle between signed and unsigned operations.
- o opcode to specify the operation.

2. Outputs:

- Result: The result of the operation.
- o Flags: Z, N, C, V.

Test Coverage

• Arithmetic Tests:

 Includes edge cases such as addition overflow, subtraction borrow, and multiplication overflow.

• Division Tests:

o Verifies proper handling of division by zero and signed division overflow.

• Logical Tests:

o Covers basic AND, OR, XOR, NOR, and NOT operations.

• Comparison Tests:

o Validates signed and unsigned greater-than, less-than, and equality comparisons.

• Shift Tests:

Ensures proper functionality of logical and arithmetic shifts with flag updates.

Notes

- The ALU currently limits multiplication and division to the lower NUM_BITS bits of the result. Overflow in these cases is indicated through the V flag.
- The signed interpretation of inputs is only active when signed_mode is set. Otherwise, all operations treat inputs as unsigned values.
- The testbench ensures coverage for common edge cases and thoroughly verifies flag behaviors.




Figure 1 Behavioral simulation output for ALU_tb on tcl console.

Table 2: Summary of Test Cases Used in the Testbench

Line	Raw A	Raw B	Signed Mode	Opcode	Actual A	Actual B	Expected Result	Z	N	С	v
1	255	1	0	8888	255	1	0 (Overflow)	1	0	1	0
2	0	1	0	8888	0	1	1	0	0	0	0
3	127	1	1	8998	127	1	-128 (Overflow)	0	1	0	1
4	128	255	1	8881	-128	-1	-127	0	1	0	0
5	0	1	0	8881	0	1	255	0	0	1	0
6	127	255	1	8081	127	-1	-128 (Overflow)	0	1	0	1
7	127	2	1	8818	127	2	254	0	1	0	1
8	127	2	0	8818	127	2	254	0	0	0	0
9	128	2	1	8818	-128	2	0 (Overflow)	1	0	0	1
10	255	0	0	0011	255	0	0 (Division by Zero)	1	0	0	1
11	128	255	1	8811	-128	-1	0 (Overflow)	1	0	0	1
12	240	15	0	9199	240	15	0	1	0	0	0
13	240	15	0	0101	240	15	255	0	0	0	0
14	240	15	0	0110	240	15	255	0	0	0	0
15	240	15	0	0111	240	15	0	1	0	0	0
16	240	0	0	1000	240	0	15	0	0	0	0
17	255	1	0	1001	255	1	1	0	0	0	0
18	127	255	1	1001	127	-1	0	1	0	0	0
19	1	255	0	1010	1	255	1	0	0	0	0
20	128	127	1	1010	-128	127	1	0	0	0	0
21	128	0	0	1100	128	0	0 (Overflow)	1	0	1	0
22	1	0	0	1101	1	0	0 (Overflow)	1	0	1	0
23	128	0	1	1110	-128	0	-64	0	1	0	0

Dua Kaurejo

Code Screenshots

ALU.v

```
1 module ALU # (parameter NUM_BITS = 8) (
        input [NUM_BITS-1:0] A,
        input [NUM_BITS-1:0] B,
        input signed_mode,
        input [3:0] opcode,
        output reg [NUM_BITS-1:0] Result,
        output reg Z, N, C, V
8 );
        reg signed [2*NUM_BITS-1:0] s_mult_result;
9
        reg [2*NUM_BITS-1:0] us_mult_result;
        reg signed [NUM_BITS:0] temp_result;
11
12
       reg signed [NUM_BITS-1:0] signed_A, signed_B;
13
14 👨
      always @(*) begin
           z = 0; N = 0; C = 0; V = 0;
15
          Result = {NUM BITS{1'b0}};
16
17
18
          signed A = $signed(A);
          signed_B = $signed(B);
19
20
21 🖯
          case (opcode)
22
               // Addition
23 😓
                4'b0000: begin
24 🖯
                   if (signed mode) begin
25
                      temp_result = signed_A + signed_B;
                       Result = temp_result[NUM_BITS-1:0];
26
27
                       V = ((signed_A[NUM_BITS-1] == signed_B[NUM_BITS-1])
28
                          && (signed_A[NUM_BITS-1] != Result[NUM_BITS-1]));
29 🖯
                    end else begin
30
                       \{C, Result\} = A + B;
31 🖒
32 🖨
33 |
                // Subtraction
35 🖯
               4'b0001: begin
36 🖨
                  if (signed_mode) begin
37
                      temp_result = signed_A - signed_B;
38
                      Result = temp_result[NUM_BITS-1:0];
39
                      V = (signed_A[NUM_BITS-1] != signed_B[NUM_BITS-1])
40
                          && (signed_A[NUM_BITS-1] != Result[NUM_BITS-1]);
41 🖨
                   end else begin
                      {C, Result} = A - B;
42
43 🖒
```

```
43 🖨
                     end
                end
44 🖨
45
46
                 // Multiplication
                 4'b0010: begin
48 🖨
                    if (signed mode) begin
                        s_mult_result = signed_A * signed_B;
49 i
50
                         Result = s_mult_result[NUM_BITS-1:0];
51
                        V = (s_mult_result[2*NUM_BITS-1:NUM_BITS] != {NUM_BITS{s_mult_result[NUM_BITS-1]}});
52
                        N = Result[NUM_BITS-1];
53
                        $\display("A = \display("A = \display, B = \display, s_mult_result = \display, us_mult_result = \display, Result = \display, N = \display, V = \display, C = \display.
54
                        A, B, s_mult_result, us_mult_result, Result, N, V, C);
55
56 E
                    end else begin
                        us_mult_result = A * B;
57
58
                         Result = us_mult_result[NUM_BITS-1:0];
59
                         C = |us_mult_result[2*NUM_BITS-1:NUM_BITS];
                        N = 0;
60
61
                        v = 0;
                         $display("A = %d, B = %d, s_mult_result = %d, us_mult_result = %d, Result = %d, N = %b, V = %b, C = %b",
62
63
                         A, B, s_mult_result, us_mult_result, Result, N, V, C);
64
                     end
66 🖒
                 end
67
68
                 // Division
69
70 🖨
                 4'b0011: begin
71 🖯
                    if (B == 0) begin
72
                       V = 1; // Division by zero error
73
                        Result = {NUM_BITS{1'b0}};
74
                    end else if (signed_mode) begin
75 🖯
                       if ((signed_A == -(1 << (NUM_BITS - 1))) && (signed_B == -1)) begin
                             V = 1; // Overflow on signed division
76
77
                            Result = {NUM_BITS{1'b0}};
78 🖨
                        end else begin
79
                           Result = signed_A / signed_B;
80 🖨
                        end
81 🖨
                    end else begin
82
                        Result = A / B;
                end
83 🖨
```

Dua Kaurejo

```
84 🖒
                 end
 85
 86
 87
                  // Logical Operations
                // Logical Operations
4'b0100: Result = A & B; // AND
 88
                 4'b0101: Result = A | B; // OR
 89
 90
                  4'b0110: Result = A ^ B; // XOR
                  4'b0111: Result = ~(A | B); // NOR
 92
            // Comparisons
4'b1001: Result = (signed_mode ? (signed_A > signed_B) : (A > B)) ? 1 : 0; // Greater Than
4'b1010: Result = (signed_mode ? (signed_A < signed_B) : (A < B)) ? 1 · 0 · // -
4'b1011: Result = /2 - - 2 · 2 ·</pre>
                  4'b1000: Result = ~A; // NOT on A
 93 :
 94
 95 ¦
 96
 97
                  4'b1011: Result = (A == B) ? 1 : 0; // Equality
 98
 99
                   // Shifts
                4'b1100: begin // Logical Left Shift by 1
100 🖨
                   Result = A << 1;
101
102
                       C = A[NUM_BITS-1];
103 🖨
104 🖨
                  4'b1101: begin // Logical Right Shift by 1
                   Result = A >> 1;
105
                      C = A[0];
107 🛆
                  end
108 🖨
                4'b1110: begin // Arithmetic Right Shift by 1 (Signed)
109
                   Result = signed_mode ?
110 |
                              {A[NUM_BITS-1], A[NUM_BITS-1:1]} : // Preserve sign bit (MSB) for signed mode
111
112
                               {1'b0, A[NUM_BITS-1:1]}; // Fill MSB with 0 for unsigned mode
                      //(signed_A >>> 1) : (A >> 1);
113
                      C = A[0];
114 🖨
                  end
115
116
                  default: Result = {NUM_BITS{1'b0}};
117 🖒
            endcase
118
           // Set flags based on Result
Z = (Result == 0);
120
121
             N = signed_mode ? Result[NUM_BITS-1]:0; // Set Negative flag only
         end
124 @ endmodule
```

ALU_tb.v

```
1 = `timescale 1ns/1ps
 3 module ALU_tb;
 5
        // Parameters
        parameter NUM_BITS = 8;
 6
       // Testbench Signals
reg [NUM_BITS-1:0] A, B;
 8
 9
10
       reg signed_mode;
       reg [3:0] opcode;
wire [NUM_BITS-1:0] Result;
11
12
13
       wire Z, N, C, V;
14
       // Instantiate the ALU
15
      ALU #(NUM_BITS) alu_inst (
16
     17
18
19
20
21
22
23
24
25
26
27
       // Task for running a single test case with signed/unsigned support
28
      integer test_counter=0;
29
30
      task run_test(
       input [NUM_BITS-1:0] a,
input [NUM_BITS-1:0] b,
31
32
       input s_mode,
input [3:0] op,
input signed [NUM_BITS-1:0] expected_result,
33
34
35
       input expected_z,
input expected_n,
36
37
       input expected_c,
38
39
        input expected_v
40 );
        reg signed [NUM_BITS-1:0] actual_result;
41
```

```
42
       begin
           test_counter = test_counter+1;
43
44
           A = a;
         B = b;
signed_mode = s_mode;
45
46
47
           opcode = op;
48
          #10; // Wait for the result to settle
49
         if (signed_mode) begin
50
              actual_result = $signed(Result); // Interpret Result as signed
51
52
           end else begin
53
               actual_result = Result; // Treat Result as unsigned
55
56
          // Verification and display
         $display("| %3d | %3d | %1b | %04b | %4d | %1b | %1b | %1b | %1b | ",
57
58
                    test_counter, A, B, signed_mode, opcode, actual_result, Z, N, C, V);
59
60
           if (actual_result !== expected_result) begin
61
           $fatal("Error: Result mismatch. Expected %d, got %d", expected_result, actual_result);
62
           end
63
           if (Z !== expected_z) begin
64
               $fatal("Error: Z mismatch. Expected %b, got %b", expected_z, Z);
65
           end
66
           if (N !== expected_n) begin
67
              $fatal("Error: N mismatch. Expected %b, got %b", expected_n, N);
68
69
           if (C !== expected_c) begin
70
             $fatal("Error: C mismatch. Expected %b, got %b", expected_c, C);
71
           end
72
           if (V !== expected_v) begin
73
               $fatal("Error: V mismatch. Expected %b, got %b", expected_v, V);
74
75
       end
76
     endtask
77
78
79
      initial begin
80
         // Print the header for the truth table
81
           $display("-----
82
           $\display("| Line | A | B | Signed Mode | OpCode | Result | Z | N | C | V |");
```

Dua Kaurejo

```
83
              $display("-----");
 84
             // Edge Cases for Addition
 86
             {\tt run\_test(255,\ 1,\ 0,\ 4'b0000,\ 0,\ 1,\ 0,\ 1,\ 0);} \qquad /\!/\ {\tt Unsigned\ addition}
 87
             run_test(0, 1, 0, 4'b0000, 1, 0, 0, 0, 0);
                                                             // Unsigned addition
             run_test(127, 1, 1, 4'b0000, -128, 0, 1, 0, 1); // Signed addition
 88
 89
             // Edge Cases for Subtraction
 91
             run_test(128, 255, 1, 4'b0001, -127, 0, 1, 0, 0); // Signed subtraction
             run test(0, 1, 0, 4'b0001, 255, 0, 0, 1, 0); // Unsigned subtraction
 92
 93
             run_test(127, 255, 1, 4'b0001, -128, 0, 1, 0, 1); // Signed subtraction
 94 🖨
             // passed above
 95
             // Edge Cases for Multiplication
             run_test(127, 2, 1, 4'b0010, 254, 0, 1, 0, 1); // Signed multiplication
 97
             run_test(127, 2, 0, 4'b0010, 254, 0, 0, 0, 0); // Unsigned multiplication
 98
             run_test(128, 2, 1, 4'b0010, 0, 1, 0, 0, 1); // Signed multiplication
 99
101
             // Edge Cases for Division
102
             run test(255, 0, 0, 4'b0011, 0, 1, 0, 0, 1);
                                                               // Unsigned division by zero
             run_test(128, 255, 1, 4'b0011, 0, 1, 0, 0, 1); // Signed division
103
104
105
             // Logical Operations
106
             run_test(240, 15, 0, 4'b0100, 0, 1, 0, 0, 0);
             run_test(240, 15, 0, 4'b0101, 255, 0, 0, 0, 0); // OR
107
             run_test(240, 15, 0, 4'b0110, 255, 0, 0, 0, 0); // XOR
108
             run_test(240, 15, 0, 4'b0111, 0, 1, 0, 0, 0);
109
                                                               // NOR
            run_test(240, 0, 0, 4'b1000, 15, 0, 0, 0, 0); // NOT (only A)
112
            // Comparisons
113
             run test(255, 1, 0, 4'b1001, 1, 0, 0, 0, 0); // Unsigned Greater Than (True)
114
             run_test(127, 255, 1, 4'b1001, 1, 0, 0, 0, 0); // Signed Greater Than (False)
             run_test(1, 255, 0, 4'b1010, 1, 0, 0, 0, 0); // Unsigned Less Than (True)
115
116
             run_test(128, 127, 1, 4'b1010, 1, 0, 0, 0, 0); // Signed Less Than (True)
117
      // Shift Operations
118
            run_test(128, 0, 0, 4'b1100, 0, 1, 0, 1, 0);  // Logical Left Shift
run_test(1, 0, 0, 4'b1101, 0, 1, 0, 1, 0);  // Logical Right Shift
run_test(128, 0, 1, 4'b1110, 192, 0, 1, 0, 0);  // Arithmetic Right Shift
119
121
124
             $finish;
125 🖨
126 endmodule
```

Future Improvements

- Extend the testbench to cover additional bit widths beyond 8-bit configurations.
- Implement pipelining or parallel processing for higher performance.
- Add support for floating-point operations.
- Develop more advanced testing