




Mux 8:1 Tabla 1




Mux 4:1 Tabla 1




Mux 2:1 Tabla 1




Mux 8:1 Tabla 2




Mux 4:1 Tabla 2




Mux 2:1 Tabla 2




EJERCICIO 3 Decoder 3:8 Tabla 1




EJERCICIO 3 Decoder 3:8 Tabla 2



GTKWave despliegue de las primeras tablas de tabla 1




GTKWave despliegue de las siguientes tres tablas de tabla 2



Lab #05

Ejercicio 01

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



2)

A	B	Y
0	0	C
0	1	\bar{C}
1	0	\bar{C}
1	1	C

3)

A	Y
0	$B \oplus C$
1	$B \oplus C$






Tabla 2


A	B	C	Y
0	0	0	1
0	0	1	X0
0	1	0	0
0	1	1	0
1	0	0	X0
1	0	1	1
1	1	0	1
1	1	1	0

1)




2)

A	B	Y
0	0	\bar{C}
0	1	0
1	0	C
1	1	\bar{C}



3)

A	Y
0	$B+C$
1	$B \oplus C$



Ejercicio 5

Propagation delay

Es lo que tarda en estabilizarse la señal de salida

Contamination delay

Es el tiempo que tarda la señal de salida en desestabilizarse.


Ruta crítica

Tiene que ver con la Propagation delay (t_{pd}), y es la ruta donde la sumatoria de t_{pd} es mayor.


Ruta Corta

Tiene que ver con Contamination delay (t_{cd}), y es la ruta donde la sumatoria de t_{cd} es la menor.



Ejercicio 6



Escaneado con CamScanner



Escaneado con CamScanner



```

Ejercicio4v
//David Alejandro Duarte Rodriguez
//Se realiza el modulo del Bus 2:1
module Bus2(input wire S, D0, D1, output wire Y);
    //Implementando conexiones
    assign Y = S ? D1 : D0;
endmodule

//Se realiza el modulo
endmodule

//Se realiza el modulo del Bus 4:1
module Bus4(input wire S0, S1, D0, D1, D2, D3, output wire Y);
    //Implementando conexiones
    wire ch11, ch12;
    //Se instancia el Bus2:1
    Bus2 caja0(S0, D0, D1, ch11);
    Bus2 caja1(S0, D1, D2, ch12);
    Bus2 caja2(S1, ch11, ch12, Y);
endmodule

//Se finaliza el modulo
endmodule

//Se realiza el modulo del Bus 8:1
module Bus8(input wire D0, D1, D2, D3, D4, D5, D6, D7, S0, S1, S2, output wire Y);
    //Implementando conexiones
    wire ch11, ch14;
    //Se instancia el Bus 4:1 y Bus 2:1
    Bus4 caja0(S0, S1, D0, D1, D2, D3, ch11);
    Bus4 caja1(S0, S1, D4, D5, D6, D7, ch14);
    Bus2 caja2(S2, ch11, ch14, Y);
endmodule

//Se finaliza el modulo
endmodule

//Se realiza el Bus 8:1 del ejercicio 1 de la tabla 1
module EIT1M8(input wire A, B, C, output Y);
    wire V, G;
    assign V = 1;
    assign G = 0;
    //Se instancia el Bus 8:1
    Bus8 ej111(G, V, V, G, V, G, G, V, A, B, C, Y);
    //Finaliza el modulo
endmodule

//Se realiza el Bus 4:2 del ejercicio 2 de la tabla 1
module EIT1M4(input wire A, B, C, output Y);
    //Se asignan variables
    wire MC;
    assign MC = ~C;
    //Se instancia el Bus 4:1
    Bus4 ej112(A, B, C, MC, MC, C, Y);
endmodule

//Se realiza el Bus 2:1 del ejercicio 3 de la tabla 1
module EIT1M2(input wire A, B, C, output Y);
    wire XOR, XORB;
    assign XOR = A ^ C;
    assign XORB = B ^~ C;
    Bus2 ej113(A, XOR, XORB, Y);
endmodule

module EIT2M8(input wire A, B, C, output Y);
    wire V, G;
    assign V = 1;
    assign G = 0;

```

```

Ejercicio4v
//Se realiza el Bus 8:1 del ejercicio 1 de la tabla 1
module EIT1M8(input wire A, B, C, output Y);
    wire V, G;
    assign V = 1;
    assign G = 0;
    //Se instancia el Bus 8:1
    Bus8 ej111(G, V, V, G, V, G, G, V, A, B, C, Y);
    //Finaliza el modulo
endmodule

//Se realiza el Bus 4:2 del ejercicio 2 de la tabla 1
module EIT1M4(input wire A, B, C, output Y);
    //Se asignan variables
    wire MC;
    assign MC = ~C;
    //Se instancia el Bus 4:1
    Bus4 ej112(A, B, C, MC, MC, C, Y);
endmodule

//Se realiza el Bus 2:1 del ejercicio 3 de la tabla 1
module EIT1M2(input wire A, B, C, output Y);
    wire XOR, XORB;
    assign XOR = A ^ C;
    assign XORB = B ^~ C;
    Bus2 ej113(A, XOR, XORB, Y);
endmodule

module EIT2M8(input wire A, B, C, output Y);
    wire V, G;
    assign V = 1;
    assign G = 0;

```

Ejercicio4v 0 0 0 0 47/46

```

Ejercicio4bv
module testbench();
    reg r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    reg r16, r17, r18;
    wire led0, led1, led2, led3, led4, led5;

    EIT1M8 i1(r1, r2, r3, led0);
    EIT1M4 i2(r4, r5, r6, led1);
    EIT1M2 i3(r7, r8, r9, led2);
    EIT2M8 i4(r10, r11, r12, led3);
    EIT2M4 i5(r13, r14, r15, led4);
    EIT2M2 i6(r16, r17, r18, led5);

    initial begin //Bus 8:1 del ejercicio 1 de la tabla 1
        $display("\n\n");
        $display("A B C | Y");
        $display("-----|---");
        $monitor("B0 B1 B2 | B0", r1, r2, r3, led0);
        r1 = 0; r2 = 0; r3 = 0;
        #1r1 = 0; r2 = 0; r3 = 1;
        #1r1 = 0; r2 = 1; r3 = 0;
        #1r1 = 0; r2 = 1; r3 = 1;
        #1r1 = 1; r2 = 0; r3 = 0;
        #1r1 = 1; r2 = 0; r3 = 1;
        #1r1 = 1; r2 = 1; r3 = 0;
        #1r1 = 1; r2 = 1; r3 = 1;
    end

    initial begin //el Bus 4:1 del ejercicio 2 de la tabla 1
        #8
        $display("\n\n");
        $display("A B C | Y");
        $display("-----|---");
        $monitor("B0 B1 B2 | B0", r4, r5, r6, led1);
        r4 = 0; r5 = 0; r6 = 0;
        #1r4 = 0; r5 = 0; r6 = 1;
        #1r4 = 0; r5 = 1; r6 = 0;
        #1r4 = 0; r5 = 1; r6 = 1;
    end

    #16
    $display("\n\n");
    $display("A B C | Y");
    $display("-----|---");
    $monitor("B0 B1 B2 | B0", r7, r8, r9, led2);
    r7 = 0; r8 = 0; r9 = 0;
    #1r7 = 0; r8 = 0; r9 = 1;
    #1r7 = 0; r8 = 1; r9 = 0;
    #1r7 = 0; r8 = 1; r9 = 1;
    #1r7 = 1; r8 = 0; r9 = 0;
    #1r7 = 1; r8 = 0; r9 = 1;
    #1r7 = 1; r8 = 1; r9 = 0;
    #1r7 = 1; r8 = 1; r9 = 1;
    end

    initial begin //Bus 2:1 del ejercicio 3 de la tabla 1
        #24
        $display("\n\n");
        $display("A B C | Y");
        $display("-----|---");
        $monitor("B0 B1 B2 | B0", r10, r11, r12, led3);
        r10 = 0; r11 = 0; r12 = 0;
        #1r10 = 0; r11 = 0; r12 = 1;
        #1r10 = 0; r11 = 1; r12 = 0;
        #1r10 = 0; r11 = 1; r12 = 1;
        #1r10 = 1; r11 = 0; r12 = 0;
        #1r10 = 1; r11 = 0; r12 = 1;
    end

```

```

Ejercicio4bv
    r10 = 0; r11 = 1; r12 = 0;
    #1r10 = 0; r11 = 1; r12 = 1;
    #1r10 = 1; r11 = 0; r12 = 0;
    #1r10 = 1; r11 = 0; r12 = 1;
    #1r10 = 1; r11 = 1; r12 = 0;
    #1r10 = 1; r11 = 1; r12 = 1;
    end

    initial begin //el Bus 2:1 del ejercicio 3 de la tabla 1
        #16
        $display("\n\n");
        $display("A B C | Y");
        $display("-----|---");
        $monitor("B0 B1 B2 | B0", r7, r8, r9, led2);
        r7 = 0; r8 = 0; r9 = 0;
        #1r7 = 0; r8 = 0; r9 = 1;
        #1r7 = 0; r8 = 1; r9 = 0;
        #1r7 = 0; r8 = 1; r9 = 1;
        #1r7 = 1; r8 = 0; r9 = 0;
        #1r7 = 1; r8 = 0; r9 = 1;
        #1r7 = 1; r8 = 1; r9 = 0;
        #1r7 = 1; r8 = 1; r9 = 1;
    end

    initial begin //Bus 4:1 del ejercicio 2 de la tabla 2
        #24
        $display("\n\n");
        $display("A B C | Y");
        $display("-----|---");
        $monitor("B0 B1 B2 | B0", r10, r11, r12, led3);
        r10 = 0; r11 = 0; r12 = 0;
        #1r10 = 0; r11 = 0; r12 = 1;
        #1r10 = 0; r11 = 1; r12 = 0;
        #1r10 = 0; r11 = 1; r12 = 1;
        #1r10 = 1; r11 = 0; r12 = 0;
        #1r10 = 1; r11 = 0; r12 = 1;
    end

```

Ejercicio4bv 0 0 0 0 47/46

Ejercicio4a

```
19 wire NOR,NORH;
20 assign NOR = B ^ C;
21 assign NORH = B ~^ C;
22
23 #x2 $jst11(A, NOR, NORH, Y6);
24
25 endmodule
26
27 module E1T2M0(input wire A, B, C, output Y7);
28
29     wire V, G;
30     assign V = 1;
31     assign G = 0;
32     //Se instancia el Bloq 4.1
33     #x2 $jst12(V, G, G, G, V, V, G, C, B, A, Y7);
34     //Fin de la instancia del modulo
35 endmodule
36
37 module E1T2M1(input wire A, B, C, output Y8);
38     //Se asignan variables
39     wire HC;
40     assign HC = ~C;
41     assign G = 0;
42
43     //Se instancia el Bloq 4.2
44     #x2 $jst122(B, A, HC, G, C, HC, Y8);
45 endmodule
46
47 module E1T2M2(input wire A, B, C, output Y9);
48     wire NOR,NORH;
49     assign NORH = B ~^ C;
50     assign NOR = B ^ C;
51
52     #x2 $jst123(A, NORH, NOR, Y9);
53 endmodule
```

Ejercicio4b

```
31
32 initial begin//Se 011 del ejercicio 1 de la tabla 2
33     #24
34     $display("\n\n");
35     $display("A B C | Y");
36     $display("-----|---");
37     $monitor("Sh Sh Sh | Sh", r10, r11, r12, led1);
38     r10 = 0; r11 = 0; r12 = 0;
39     #1r10 = 0; r11 = 0; r12 = 1;
40     #1r10 = 0; r11 = 1; r12 = 0;
41     #1r10 = 0; r11 = 1; r12 = 1;
42     #1r10 = 1; r11 = 0; r12 = 0;
43     #1r10 = 1; r11 = 0; r12 = 1;
44     #1r10 = 1; r11 = 1; r12 = 0;
45     #1r10 = 1; r11 = 1; r12 = 1;
46 end
47
48 initial begin//Se 011 del ejercicio 1 de la tabla 2
49     #32
50     $display("\n\n");
51     $display("A B C | Y");
52     $display("-----|---");
53     $monitor("Sh Sh Sh | Sh", r13, r14, r15, led1);
54     r13 = 0; r14 = 0; r15 = 0;
55     #1r13 = 0; r14 = 0; r15 = 1;
56     #1r13 = 0; r14 = 1; r15 = 0;
57     #1r13 = 0; r14 = 1; r15 = 1;
58     #1r13 = 1; r14 = 0; r15 = 0;
59     #1r13 = 1; r14 = 0; r15 = 1;
60     #1r13 = 1; r14 = 1; r15 = 0;
61     #1r13 = 1; r14 = 1; r15 = 1;
62 end
63
64 initial begin//Se 011 del ejercicio 1 de la tabla 2
65     #40
66     $display("\n\n");
67     $display("A B C | Y");
68     $display("-----|---");
69     #1r16 = 0; r17 = 0; r18 = 0;
70     #1r16 = 0; r17 = 0; r18 = 1;
71     #1r16 = 0; r17 = 1; r18 = 0;
72     #1r16 = 0; r17 = 1; r18 = 1;
73     #1r16 = 1; r17 = 0; r18 = 0;
74     #1r16 = 1; r17 = 0; r18 = 1;
75     #1r16 = 1; r17 = 1; r18 = 0;
76     #1r16 = 1; r17 = 1; r18 = 1;
77 end
78
79 initial begin
80     $dumpfile("Ejercicio4b.vcd");
81     $dumpvars(0, Testbench);
82 end
83
84
85 initial
86     #40$finish;
87
88
89 endmodule
```

Ejercicio4a

```
19 wire NOR,NORH;
20 assign NOR = B ^ C;
21 assign NORH = B ~^ C;
22
23 #x2 $jst11(A, NOR, NORH, Y6);
24
25 endmodule
26
27 module E1T2M0(input wire A, B, C, output Y7);
28
29     wire V, G;
30     assign V = 1;
31     assign G = 0;
32     //Se instancia el Bloq 4.1
33     #x2 $jst12(V, G, G, G, V, V, G, C, B, A, Y7);
34     //Fin de la instancia del modulo
35 endmodule
36
37 module E1T2M1(input wire A, B, C, output Y8);
38     //Se asignan variables
39     wire HC;
40     assign HC = ~C;
41     assign G = 0;
42
43     //Se instancia el Bloq 4.2
44     #x2 $jst122(B, A, HC, G, C, HC, Y8);
45 endmodule
46
47 module E1T2M2(input wire A, B, C, output Y9);
48     wire NOR,NORH;
49     assign NORH = B ~^ C;
50     assign NOR = B ^ C;
51
52     #x2 $jst123(A, NORH, NOR, Y9);
53 endmodule
```

Ejercicio4b

```
31
32 initial begin//Se 011 del ejercicio 1 de la tabla 2
33     #24
34     $display("\n\n");
35     $display("A B C | Y");
36     $display("-----|---");
37     $monitor("Sh Sh Sh | Sh", r10, r11, r12, led1);
38     r10 = 0; r11 = 0; r12 = 0;
39     #1r10 = 0; r11 = 0; r12 = 1;
40     #1r10 = 0; r11 = 1; r12 = 0;
41     #1r10 = 0; r11 = 1; r12 = 1;
42     #1r10 = 1; r11 = 0; r12 = 0;
43     #1r10 = 1; r11 = 0; r12 = 1;
44     #1r10 = 1; r11 = 1; r12 = 0;
45     #1r10 = 1; r11 = 1; r12 = 1;
46 end
47
48 initial begin//Se 011 del ejercicio 1 de la tabla 2
49     #32
50     $display("\n\n");
51     $display("A B C | Y");
52     $display("-----|---");
53     $monitor("Sh Sh Sh | Sh", r13, r14, r15, led1);
54     r13 = 0; r14 = 0; r15 = 0;
55     #1r13 = 0; r14 = 0; r15 = 1;
56     #1r13 = 0; r14 = 1; r15 = 0;
57     #1r13 = 0; r14 = 1; r15 = 1;
58     #1r13 = 1; r14 = 0; r15 = 0;
59     #1r13 = 1; r14 = 0; r15 = 1;
60     #1r13 = 1; r14 = 1; r15 = 0;
61     #1r13 = 1; r14 = 1; r15 = 1;
62 end
63
64 initial begin//Se 011 del ejercicio 1 de la tabla 2
65     #40
66     $display("\n\n");
67     $display("A B C | Y");
68     $display("-----|---");
69     #1r16 = 0; r17 = 0; r18 = 0;
70     #1r16 = 0; r17 = 0; r18 = 1;
71     #1r16 = 0; r17 = 1; r18 = 0;
72     #1r16 = 0; r17 = 1; r18 = 1;
73     #1r16 = 1; r17 = 0; r18 = 0;
74     #1r16 = 1; r17 = 0; r18 = 1;
75     #1r16 = 1; r17 = 1; r18 = 0;
76     #1r16 = 1; r17 = 1; r18 = 1;
77 end
78
79 initial begin
80     $dumpfile("Ejercicio4b.vcd");
81     $dumpvars(0, Testbench);
82 end
83
84
85 initial
86     #40$finish;
87
88
89 endmodule
```