EasyFPGA 2.1 - Development board pin allocation table

EDCA CIV	22		Components	ED46E6E3369	
FPGA_CLK	23		Componente: Tensão	EP4CE6E22C8 3,3V LVTTL	8 mA
RESET button	25	Pull-up!	Tensao	3,3V LVIIL	o IIIA
RESET BULLON	23	"0" quando	Set unused nins	"as input tri-state	d"
Keys	Pin number	acionado!		•	vice and Pin Options >
KEY1	88	Pull-up!			pins: As input tri-stated
KEY2	89	"0" quando			p
KEY3	90	 acionadas!	Buzzer	Pin number	
KEY4	91	Atenção!	beep	110	_
Dial switch	Pin number	As chaves e			_
ckey1	88	os botões	Digital tube	Pin number	_
ckey2	89	estão	DIG1	133	Enables
ckey3	90	ligados	DIG2	135	_ habilitam
ckey4	91	juntos!!!	DIG3	136	com "0"
			DIG4	137	<u> </u>
LED	Pin number	<u> </u>	SEG0 a	128	Segmentos
led1	87	Acionados	SEG1 b	121	_ acionam
led2	86	_com "0"	SEG2 c	125	_com "0"
led3	85	_	SEG3 d	129	_
led4	84	_	SEG4 e	132	_
			SEG5 f	126	_
UART	Pin number	_	SEG6 g	124	_
UART_TXD	114	_	SEG7 .	127	_
UART_RXD	115	_	SDRAM	Pin number	
IIC	Pin number		S DQ0	28	_
SCL	112	_	S DQ1	30	_
SDA	113	_	S DQ2	31	_
I2C_SCL	99	_	S DQ3	32	_
I2C_SDA	98	_	S DQ4	33	_
		_	S DQ5	34	_
PS2			S DQ6	38	_
PS CLOCK	119	_	S DQ7	39	_
PS_DATA	120	_	S DQ8	54	_
		_	S DQ9	53	_
IR			S DQ10	52	_
IR	100		S DQ11	51	_
			S DQ12	50	_
VGA	Pin number	_	S DQ13	49	_
VGA_HSYNC	101	<u></u>	S DQ14	46	<u>_</u>
VGA_VSYNC	103	_	S DQ15	44	_
VGA_B	104	_			_
VGA_G	105	<u> </u>	S AO	76	<u> </u>
VGA_R	106	_	S A1	77	_
		_	S A2	80	_
LCD 1602 12864	Pin number	Conector do LCD	S A3	83	_
	GND	1	S A4	68	_
	5V	2	S A5	67	_
LCD4 PC	Background	3	S A6	66	_
LCD1 RS	141	4	S A7	65	_
LCD2 RW	138	5	S A8	64	_
LCD3 E	143	6	S A9	60	_
LCD4 D0	142	7	S A10	75	_
LCD5 D1	1	8	S A11	59	_
LCD6 D2 LCD7 D3	144 3	9 10	SD BSU	73	_
LCD7 D3 LCD8 D4	2	10	SD BS0 SD BS1	73 74	_
LCD9 D5	10	12	SD LDQM	42	_
LCD10 D6	7	13	SD UDQM	55	_
LCD10 D0	11	14	3D ODQIVI		_
20011 01	5V	15	SD CKE	58	_
	GND	16	SD CLK	43	_
	5V	17	SD CS	72	_
	N/C	18	SD RAS	71	_
	5V	19	SD CAS	70	_
	GND	20	SD WE	69	_
	-:- -	-	<u> </u>		_