

# Even Faster CNNs: Exploring the New Class of Winograd Algorithms



Gian Marco Iodice, Senior SW Engineer, Arm May 22, 2018

## Agenda



- Arm
- Convolutional Neural Network overview
- Efficiently implementing convolution layers
  - Memory coalescing and LWS tuning
- Winograd's minimal algorithm to speed-up further convolution layers
  - Algorithm design
  - Performance and accuracy evaluation

## **Arm: Extraordinary Growth From Sensors to Server**





1991 ------ 2013 ----- 2017 ----- 202



#### **Convolutional Neural Network Overview**






#### **Embedded Vision Summit 2016**



In 2016 I gave a talk about GEMM vs FFT to accelerate Deep Learning



#### Layer breakdown for AlexNet



FFT is only good for large kernel sizes and with stride = 1



#### **Even Smaller Convolution Kernels...**



If we look at the modern CNNs, the current trend is dominated by even smaller convolution kernels (3x3 and 1x1)

1D convolutions


(i.e. 1x3, 3x1, 5x1,..)

Network	% 1x1 kernels	% 3x3 kernels	% 5x5 kernels	% Others
GoogleNet	64.9	17.5	15.9	1.7
Inception V3	43.2	17.9	3.2	35.7
Inception V4	40.9	16.1	0	43
MobileNet	93.3	6.7	0	0
ResNet50	68.5	29.6	0	1.9
VGG16	0	100	0	0



## **CNN** Layer Breakdown








## **Fully Connected Layer Issue (1)**



## Neurons in fully connected layer have connections to all output of previous layer



Fully connected as Vector-Matrix multiplication

## **Fully Connected Layer Issue (2)**



#### Vector-Matrix multiplication is memory bound!

Whilst Matrix-Matrix multiplication performs O(n<sup>3</sup>) operations on O(n<sup>2</sup>) data, Vector-Matrix performs O(n<sup>2</sup>) operations on O(n<sup>2</sup>) data

- High ratio between memory accesses and arithmetic instructions
  - difficult to hide memory latency
- Few data re-use
- Limited temporal locality

For this reason in recent networks the number of FC layers is limited






#### **Efficiently Implementing Convolution Layer**





#### **GEMM-based Convolution**







## What Did We Do to Improve the Performance?




- CNN with low precision arithmetic
  - IEEE Half Floating Point (fp16) or INT8 quantized
- Improving GPU cache utilization
  - Memory coalescing and LWS tuning (GPU)



## **OpenCL Concepts: Platform Model**





## **OpenCL Concepts: Compute Unit**



- A compute device (i.e. GPU, CPU, accelerator...) is made up of several compute units
- Each compute unit (i.e. GPU core, CPU core) has its own L1 cache and can execute N threads in parallel (a.k.a. work-items)
- Each thread executes the same piece of code (OpenCL kernel)
- The thread id (Global-Id/Local-Id) can be used to access different memory locations



## **OpenCL Concepts: Work-items/work-group**



- Each work-item has private registers
- Collection of threads on a same compute unit is called local-work-group (LW)
  - The LW size (LWS) is configurable
- Syncronization available only for threads within the same work-group






## **Improving L1 Cache Utilization: Memory Coalescing**



Idea: Threads of the same work-group should access consecutive memory addresses (memory coalescing)

**Example: Matrix multiplication** 






## **Improving L2 Cache Utilization Tuning LWS (1)**



Idea: Re-use the same memory block between different compute units

Example: Matrix multiplication





## Improving L2 Cache Utilization Tuning LWS (2)




- Tweaking the number of work-items in a work-group (LWS) can have a huge performance impact
- However setting the optimal LWS can be tricky:
  - Cache size
  - Maximum number of threads per compute unit
  - Work-group dispatching
  - Input and output dimensions
  - •
- In Arm Compute Library we implemented LWS tuner to look for the optimal configuration (brute force approach)

## Improving L2 Cache Utilization Tuning LWS (3)



#### LWS tuning speed-up







#### **Winograd's Minimal Algorithm\***



\*Fast algorithm for Convolutional Neural Networks, Andrew Lavin, Scott Gray





Reducing the number of multiplications tackling direct convolution (not GEMM!)



#### Introduction



#### Let's start from the following matrix multiplication:

$$\begin{pmatrix}
d_{00} & d_{01} & d_{02} \\
d_{10} & d_{11} & d_{12}
\end{pmatrix}
\begin{pmatrix}
w_0 \\
w_1 \\
w_2
\end{pmatrix} = \begin{pmatrix}
r_0 \\
r_1
\end{pmatrix}$$

$$2x3$$

$$3x1$$

This matrix multiplication requires: 6 multiplications and 4 additions


$$r_0 = (d_{00} \cdot w_0) + (d_{01} \cdot w_1) + (d_{02} \cdot w_2)$$

$$r_1 = (d_{10} \cdot w_0) + (d_{11} \cdot w_1) + (d_{12} \cdot w_2)$$

## Winograd's Minimal Filtering Algorithm (1)



The same matrix multiplication can be used to compute the output of two consecutive 3-tap FIR filters (only 4 input values required)




Winograd found an algorithm to perform this with only 4 multiplications

Winograd's minimal filtering algorithm

## Winograd's Minimal Filtering Algorithm (2)





$$m_0 = (k_0 - k_2) \cdot \mathbf{w}_0$$

$$m_3 = (k_1 - k_3) \cdot \mathbf{w}_2$$

$$m_1 = (k_1 + k_2)$$

$$m_2 = (k_2 - k_1) \cdot \frac{w_0 - w_1 + w_2}{2}$$
 Precomputed if constant


 $m_1 = (k_1 + k_2) \cdot \frac{w_0 + w_1 + w_2}{2}$  Precomputed if constant

## 2D Case: Nest Minimal 1D Algorithms (1)



"We can nest minimal 1D algorithms to form minimal 2D algorithms"

A 3x3 filter needs 16 input values to compute a 2x2 output tile (Only if stridex = 1 and stridey = 1)



Input image


\*Fast Algorithms for Convolutional Neural Networks, Andrew Lavin, Scott Gray


Output image



## 2D Case: Nest Minimal 1D Algorithms (2)







#### Input image


$\mathbf{w}_0$	W <sub>1</sub>	W <sub>2</sub>			
$W_3$	$W_4$	W <sub>5</sub>			
W <sub>6</sub>	W <sub>7</sub>	W <sub>8</sub>			
<b>E</b> 111					

Filter



## 2D Case: Nest Minimal 1D Algorithms (3)





## **Complexity Reduction**



$$\begin{bmatrix} \mathbf{K}_0 & \mathbf{K}_1 & \mathbf{K}_2 \\ \mathbf{K}_1 & \mathbf{K}_2 & \mathbf{K}_3 \end{bmatrix} \begin{bmatrix} \mathbf{W}_0 \\ \mathbf{W}_1 \\ \mathbf{W}_2 \end{bmatrix} = \begin{bmatrix} \mathbf{R}_0 \\ \mathbf{R}_1 \end{bmatrix} = \begin{bmatrix} \mathbf{M}_0 + \mathbf{M}_1 + \mathbf{M}_2 \\ \mathbf{M}_1 - \mathbf{M}_2 - \mathbf{M}_3 \end{bmatrix}$$

$$\mathbf{M}_{1} = (\mathbf{K}_0 - \mathbf{K}_2) \cdot \mathbf{W}_0$$

$$\mathbf{M}_{1} = (\mathbf{K}_1 + \mathbf{K}_2) \cdot \frac{\mathbf{W}_0 + \mathbf{W}_1 + \mathbf{W}_2}{2}$$

$$\mathbf{M}_{2} = (\mathbf{K}_2 - \mathbf{K}_1) \cdot \frac{\mathbf{W}_0 - \mathbf{W}_1 + \mathbf{W}_2}{2}$$

16 multiplications instead of 36 of direct convolution2.25 multiplication complexity reduction!

## **Algorithm Design (1)**




$$Y = AT[(GwG^T) \odot (B^TkB)]A$$
Filter transform
Hadamard product
(Element-wise multiplication)

- Input transform
- Filter transform (if the weights are constants, only once)
- Hadamard product (Element-wise multiplication)
- Output transform

## Algorithm Design (2)








## **Input Transform**




#### For each 4x4 input tile (50% overlapped)

- 1. Compute T<sub>i</sub>
- 2. Store the transformed values across the 16 channels (4x4 > 1x1x16)
- 3. Memory footprint increases of 4x










#### **Filter Transform**



### Similar to the input transform. Extract each 3x3 filter plane

- 1. Compute T<sub>f</sub>
- 2. Store the transformed values across the 16 channels (4x4 > 1x1x16)

3. Memory footprint increases of 1.7x








[Cout, Cin, 3, 3]

## **Element-wise Multiplication as Batched GEMM**



Element-wise multiplication can be reduced to batched GEMM (16 GEMMs)







## **Output Transform**




#### The output transform:

- 1. Combine results across channels to form a 4x4 tile
- 2. Compute To
- 3. Store the 2x2 output tile in the space domain







## Memory Footprint: GEMM-based vs Winograd-based



- Assuming 3x3 kernels, unit pads and unit strides
  - W: Width image, H: Height image, Cin: Input channels and Cout: Output channels

	Im2col	Input Transform	Input transform / im2col
Size (elements)	W * H * 3 * 3 * Cin	16 * (W/2) * (H/2) * Cin	0.44
	n.a.	Filter transform	
Size (elements)		16 * Cin * Cout	
	Col2im (only if NCHW)	Output transform	Output transform / col2im
	Colziiii (only ii NCHW)	Output transform	Output transform / coizim
Size (elements)	W * H * Cout	16 * (W/2) * (H/2) * Cout	4



## **Optimizing Input/Output Transform**



## Input, (filter) and output transform must be carefully optimized

Expanding out the matrix multiplications can help a lot

- No for loops needed
- Re-use of partial results in different places
  - The compiler is not always able to decompose the operations to preserve fp32 arithmetic ordering (i.e. factorization)

# **Optimizing batched-GEMM**




# The same general optimizations for GEMM are still valid for batched-GEMM

- Moreover on the GPU we can use a single OpenCL kernel to run the 16 GEMMs in parallel
  - Driver overhead reduction
  - Memory transfer reduction
  - Improvement of GPU utilization (experimented 14% improvement)



## VGG16 Convolution Layers Breakdown (CPU)








# VGG16 Convolution Layers Breakdown (GPU)








# **GEMM-based vs Winograd-based Convolution (1)**



## VGG16 convolution layers speed-up






# **GEMM-based vs Winograd-based Convolution (2)**









# Extending Winograd-based Convolution: F(4x4,3x3)



The algorithm can be extended to even bigger output tile i.e. F(4x4, 3x3)

# 4x multiplication complexity reduction!


#### Input transform matrix

#### Filter transform matrix

#### Output transform matrix

# VGG16 Convolution Layers Breakdown (GPU)








# **GEMM-based vs Winograd-based Convolution (1)**



### VGG16 convolution layers speed-up



#### Notes:

- CPU version not benchmarked
- LWS tuner enabled

- Speed-up GPU F(2x2,3x3)
- Speed-up GPU F(4x4,3x3)

Framework: Arm Compute Library Arm Mali-G71, 8 cores @1GHz




# GEMM-based vs Winograd-based Convolution (2)



## CNNs speed-up

(complete networks including fully connected layer)






# **Accuracy: Absolute Error**



#### The accuracy has been evaluated on VGG16 convolution layers\*

- Reference implementation: fp64 (double precision) direct convolution
- Tensors uniform filled with random values [-1, 1]



F(2x2, 3x3) is more accurate than direct convolution fp32!

\*Fast algorithm for Convolutional Neural Networks, Andrew Lavin, Scott Gray



# **Accuracy: ILSVRC2012**



# ILSVRC2012: ImageNet Large Scale Visual Recognition Challenge

Re-evaluated the accuracy on ILSVRC2012 validation data

- 50000 images centre cropped (256x256)
- Tested GoogleNet, VGG16 and ResNet50

The accuracy does not change with F(2x2, 3x3) and F(4x4,3x3)!



# **Current Investigations**



- Understanding the impact of larger output and kernel sizes on network accuracy
  - i.e. F(6x6, 3x3), F(4x4, 5x5)...
- Winograd with limited numerical precision
  - Experimenting mixed-precision fp32/fp16 (fp32 accumulators, fp16 data?)
  - Int8 quantized seems requiring int32 accumulators...



### Conclusion



- Winograd represents an incredible opportunity to improve further the performance of our CNNs
  - Over **2.5x** on VGG16 with F(4x4, 3x3) without deteriorating the accuracy
- GEMM is still the heart of convolutional layer also with Winograd fast algorithms
  - The optimization effort is limited to input and output transforms
- Winograd is a suitable algorithm for both CPU and GPU architectures



### References



- "Fast algorithm for Convolutional Neural Networks", 2015
  - Andrew Lavin, Scott Gray
- Winograd-based convolution available in Arm Compute Library
  - https://github.com/ARM-software/ComputeLibrary
- ArmNN
  - https://github.com/ARM-software/armnn





# Thank you!







The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

www.arm.com/company/policies/trademarks