IP cores

IP cores

- Soft IP cores
- Hard IP cores
 - ROM, RAM, FIFO
 - RISC CPU
 - DSP Multiplier
 - SerDes
 - Flash memory (boot, user)
 - PCI, PCIe
 - JTAG

Soft IP cores

- Nobody wants to invent the bicycle again
- Modules, which are widely used, are available for different technologies, not always for free
- · One such module can have many parameters and a special software (Wizard/Generator) to set them properly
- Each module should come with a reference design and a testbench in VHDL/Verilog
- The source code is typically not available, or is just a question of price
- In general the usage of IP cores saves time and money, but for small companies and small productions can be too expensive
- OpenCores is an alternative


Typical soft IP cores

- PCI master-target, 32/64 bit, PCIe
- Ethernet, UART
- μP, μC (incl. old ones), RISC CPUs
- Interface to DRAM, SSRAM
- DSP: CORDIC, DDS, FFT, Filters
- VME, USB, CAN, I2C, SPI, SD card
- encryption / decryption

RAM in FPGA distributed – embedded

- Xilinx and Lattice have the option to use the LUTs (but not all in the chip) as 16x1 or 32x1 RAM (the so called distributed RAM)
 - small RAM blocks can be created by combining many such LUTs and MUXes (implemented in other LUTs)
 - not good for large RAM blocks bad performance, routing and logic resources
 - can be read asynchronously!
- The alternative is to use embedded RAM blocks
 - typically asynchronous reading is not supported!
 - the blocks are of fixed size

RAM in FPGA – embedded blocks



Cyclone II M4K RAM

4K × 1 2K × 2 1K × 4 512 × 8 512 × 9 256 × 16 256 × 18 128 × 32 128 × 36

- The width can be different at the input and at the output
- Dual port mode
- FIFO mode
- up to 250 MHz

RAM in FPGA – how to use it in VHDI

- In order to use RAM in FPGAs either
 - generate it using a specific tool from the FPGA vendor (Core Generator, MegaWizard)
 - instantiate directly the corresponding primitives (but if you need to change frequently the size of the memory this is not very practical)
 - describe it in VHDL following the expected style, otherwise it will be not implemented as block RAM
 - check the report after the compilation!
 - this is very nice, as the design remains easily portable to other technologies!

VHDL-FPGA@PI 2013

Single port RAM in FPGA

```
USE IEEE.std logic unsigned.ALL;
entity ssram is
generic (Na : Positive := 8; Nd : Positive := 16; async rd : Boolean := false);
port(clk
         : in std logic;
          : in std logic;
     we
                                                                            RAM
                                                                          256 x 16
     addr : in std logic vector(Na-1 downto 0);
     din : in std logic vector(Nd-1 downto 0);
                                                          we
                                                                              DOA(15:0)
                                                                                              dout(15:0)
     dout : out std logic vector(Nd-1 downto 0) );
                                                                       FNA
                                                                       RSTA
end ssram;
                                                          clk
                                                                       CLKA
architecture a of ssram is
                                                                       ADDRA(7:0)
type t mem data is array(0 to 2**addr'length - 1)
                                                       din(15:0)
                                                                       DIA(15:0)
             of std logic vector(dout'range);
signal mem data : t mem data;
                                                                               DOB(L:R)
signal raddri, addri : integer range 0 to 2**addr'length -
                                                                       ENB
begin
                                                                       RSTB
    addri <= conv integer(addr);</pre>
ram: process(clk)
                                                                       ADDRB(L:R)
                                                                       DIB(L:R)
    begin
        if clk'event and clk='1' then
             raddri <= addri:
             if we = '1' then
                                                       addr(7:0)
                 mem data(addri) <= din;</pre>
                                                  Note that asynchronous reading is
             end if:
                                                  not available in the RAM blocks
        end if;
    end process;
            async rd generate dout <= mem data( addri); end generate;</pre>
sr: if not async rd generate dout <= mem data(raddri); end generate;</pre>
end;
```


Dual port RAM in FPGA

```
entity dp sram is
                                                            Two independent address
generic (Na : Positive := 8;
          Nd : positive := 16);
                                                            ports (write/read) with
port(
                                                            common clock
    waddr : in std logic vector(Na-1 downto 0);
    raddr : in std logic vector(Na-1 downto 0);
signal raddri : integer range 0 to 2**raddr'length - 1;
                                                                          RAM
signal waddri : integer range 0 to 2**waddr'length - 1;
                                                                         256 x 16
                                                                         256 x 16
begin
                                                                     WEA
                                                                             DOA(L:R)
     waddri <= conv integer(waddr);</pre>
                                                                     ENA
ram: process(clk)
                                                                     RSTA
    begin
                                                        clk
                                                                     CLKA
         if clk'event and clk='1' then
                                                                     ADDRA(7:0)
              raddri <= conv integer(raddr);</pre>
                                                     din(15:0)
                                                                     DIA(15:0)
              if we = '1' then
                  mem data(waddri) <= din;</pre>
                                                                     WEB
                                                                             DOB(15:0)
                                                                                             dout(15:0)
                                                                     ENB
             end if:
                                                                     RSTB
         end if:
                                                                     CLKB
    end process;
                                                    raddr(7:0)
                                                                     ADDRB(7:0)
    dout <= mem data(raddri);</pre>
                                                                     DIB(L:R)
end;
                                                    waddr(7:0)
```


Dual port dual clock RAM in FPGA

```
entity dc dp sram is
generic (Na : Positive := 8;
         Nd : positive := 16);
port (wclk
              : in std logic;
              : in std logic;
     rclk
begin
     waddri <= conv integer(waddr);</pre>
ram: process(wclk)
    begin
        if wclk'event and wclk='1' then
             if we = '1' then
                 mem data(waddri) <= din;</pre>
             end if:
        end if:
    end process;
    process(rclk)
    begin
        if rclk'event and rclk='1' then
             raddri <= conv integer(raddr);</pre>
        end if:
    end process;
    dout <= mem data(raddri);</pre>
end:
```

Two independent address ports (write/read) with different clocks



Waveforms of RAM in FPGA




VHDL-FPGA@PI 2013 11

FIFO

- First In First Out
- Used as
 - derandomizing buffer between devices with different speed
 - data resynchronization between different clock domains
- Single clock and dual clock
- Consists of a dual port memory, write pointer, read pointer and control logic

VHDL-FPGA@PI 2013 12 © V. Angelov

Single clock FIFO(1)



If the reading is synchronous, the output data will have 1 clock delay

Single clock FIFO(2)

```
ENTITY sc fifo is
                                                    process (clk)
generic (Na : Integer := 4; Nd : Integer := 8);
                                                    begin
PORT (
                                                      if clk'event and clk='1' then
 din : in std logic vector(Nd-1 downto 0);
                                                        if sclr = '1' then
 wrreq : in std logic;
                                                          wpointer <= (others => '0');
                                                          rpointer <= (others => '0');
 rdreg : in std logic;
                                                          nwords <= (others => '0');
 clk : in std logic;
                                                          fifo full <= '0';
 sclr : in std logic;
 dout : out std logic vector(Nd-1 downto 0);
                                                          fifo empty <= '1';
 full : out std logic;
                                                        else
 empty : out std logic);
                                                          case fifo cmd is
                                                          when "10" => -- write
end sc fifo;
                                                           if fifo full='0' then
signal almost full : std logic vector(Na-1 downto 0);
                                                             wpointer <= wpointer+1;</pre>
signal almost empty : std logic vector(Na-1 downto 0);
                                                             if nwords = almost full then
signal wpointer : std logic vector(Na-1 downto 0);
                                                                 fifo full <= '1'; end if;</pre>
signal rpointer
                    : std logic vector(Na-1 downto 0);
                                                             nwords <= nwords +1;</pre>
signal nwords
                    : std logic vector(Na-1 downto 0);
                                                             fifo empty <= '0';
signal fifo cmd
                    : std logic vector( 1 downto 0);
                                                           end if;
signal fifo status : std logic vector( 1 downto 0);
                                                          when "01" => -- read
signal fifo full
                    : std logic;
                                                           if fifo empty='0' then
signal fifo empty : std logic;
                                                             rpointer <= rpointer+1;</pre>
begin
                                                             if nwords = almost empty then
  almost full <= (0 => '0', others => '1');
                                                                fifo empty <= '1'; end if;</pre>
  almost empty <= (0 => '1', others => '0');
                                                             nwords <= nwords -1;</pre>
  fifo cmd <= wrreq & rdreq;
                                                             fifo full <= '0';
  fifo status <= fifo full & fifo empty;</pre>
                                                           end if:
```

Single clock FIFO(3)

```
when "11" => -- write & read
                                                            dpr: dp sram
 case fifo status is
                                                            generic map (
                                              dual
 when "00" => -- not full, not empty
                                                                 Na => Na
                                              port
    wpointer <= wpointer+1;</pre>
                                                                 Nd => Nd
                                                            PORT map (
    rpointer <= rpointer+1;</pre>
                                              single
 when "10" => -- full, not empty
                                                                       => din,
                                                                 din
                                              clock
                                                                 waddr => wpointer,
    nwords \le nwords -1:
    fifo full <= '0';
                                                                 raddr => rpointer,
                                              memory
 when "01" => -- not full, empty
                                                                       => wrreq,
    nwords \le nwords +1:
                                                                 clk
                                                                       => clk.
    fifo empty <= '0';</pre>
                                                                 dout => dout);
 when others => NULL; -- impossible !!!
                                                            empty <= fifo empty;</pre>
 end case:
when "00" => NULL;
                                                            full <= fifo full;</pre>
when others => wpointer <= (others => '-');
```


rpointer <= (others => '-'); Writing to a **full** FIFO and reading nwords <= (others => '-'); fifo_full <= '-'; fifo_empty <= '-'; NEVER happen!

end if;
end if;
end process;


Implementing some special logic to treat these cases in the FIFO is not very reasonable (either some input data will be lost or some wrong data will be read), as it will slow down its normal operation!

Single clock FIFO(4)


Simulation of the sc_fifo. The valid signal in the testbench is just the registered rdreq. Writing to a full and reading from an empty are NOT tested!




Data resynchronization with dual clock FIFO



Data resynchronization – simulation



FPGA – Multiplier blocks



Cyclone II Multiplier

 Size
 f_{MAX} [MHz]
 LE

 9 x 9
 144
 122

 18 x 18
 90
 426

Typically two possible configurations:

2 x (9 x 9 \rightarrow 18) or 18 x 18 \rightarrow 36

Optional registers at the input/output

▶ Data Out


- All 4 combinations of the integer types (signed/unsigned)
- Basic element to implement digital filters and **DSP**

Size and performance without/with using multiplier blocks:

$f_{ exttt{MAX}}[exttt{MHz}]$	MultBlocks(9x9)
260	1
260	2


FPGA – additional hard coded modules

Multi-Gigabit serializer / deserializer



VHDL-FPGA@PI 2013 20

FPGA – other modules




CPU cores

PowerPC in Xilinx Virtex 4 / 5

Internal FLASH memory, for FPGA booting and to initialize RAM blocks, as well as for data which should be not lost after power down – **Actel Fusion, ProASIC** and **IGLOO**, **LatticeXP2**, **Xilinx Spartan 3AN**

JTAG



Control of all I/O cells

For the inputs:

- read the signal coming to the pin
- set the signal to the core

For the outputs:

- Read the signal from the core
- set the signal to the pin

Programming of CPLD/FPGA, test of ASIC