
#### Tomasulo Loop Example


```
Loop:
               0
                         R1
       LD
                    ()
                    F0
                         F2
       MULTD
              F4
                    0
                         R1
       SD
               F4
              R1
                         #8
       SUBI
                    R1
              R1
       BNEZ
                    Loop
```

- This time assume Multiply takes 4 clocks
- Assume 1st load takes 8 clocks
   (L1 cache miss), 2nd load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
  - Reality: integer instructions ahead of Fl. Pt. Instructions
- Show 2 iterations

#### Loop Example



Value of Register used for address, iteration control



Instructi	on statu	s:			Write						
ITER	Instruct	ion	j	k	Issue (	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
								Load3	No		
								Store 1	No		
								Store2	No		
								Store3	No		
Reservat	ion Stat			S1	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		<b>SUBI</b>	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result si	tatus									
Clock	<b>R</b> 1		FO	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
2	80	Fu	Load1		Mult1						

Instructi	on statu	<i>s</i> :				Exec	Write				
ITER	Instructi	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
								Store 1	Yes	80	Mult1
								510722	INO		i i
								Store3	No		
Reservat	Reservation Stations:				<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1 🔷
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
3	80	Fu	Load1		Mult1						

Implicit renaming sets up data flow graph

Instructi	on statu	es:				Exec	Write				
ITER	Instruct	ion	$\dot{j}$	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
								Store1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	tion Stat	tions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		<b>SUBI</b>	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result s	tatus									
Clock	R1		F0	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30

Mult1

• Dispatching SUBI Instruction (not in FP queue)

Fu Load1

Instructi	on statu	· C •		Write	_						
	Instruct		j	k	Issue		Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
								Store1	Yes	80	Mult1
								Store2	No		
							Store3	No			
Reservation Stations					S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
Mult1 Yes Multd					R(F2)	Load1		<b>SUBI</b>	<b>R</b> 1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result s	tatus									

#### Register result status

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
5	72	Fu	Load1		Mult1						

• And, BNEZ instruction (not in FP queue)

#### Exec Write Instruction status: ITER Instruction kIssue CompResult Busy Addr FuLoad1 Yes LD F0 **R**1 80 **MULTD** Load2 Yes 72 F4 F2 3 SD F4 **R**1 Loadsi INO 80 Mult1 LD F0 **R**1 6 Store 1 Yes Store2 No Store3 No Reservation Stations: SI *S*2 RS Time Busy $V_j$ VkCode: Name Op Qj QkAdd1 No LD F<sub>0</sub> **R**1 ()Add2 No **MULTD** F4 F0 F2 Add3 No SD F4 0 **R**1 Mult1 Yes Multd **SUBI** #8 R(F2) Load1 **R**1 **R**1 Mult2 No BNEZ **R**1 Loop

#### Register result status

Clock	R1		FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
6	72	Fu	Load2		Mult1						

Notice that F0 never sees Load from location 80

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	No		
								Store3	No		
Reservat	rvation Stations: S1 S2 RS										
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
7	72	Fu	Load2		Mult2						
			Pagis	ter fil	e compl	etely de	stachad	from com	nutatio	n (how?)	

- Register file completely detached from computation (how?)
- Observations? First and Second iteration completely overlapped

Instructi	ion statu	<i>s</i> :				Exec	Write				
ITER	ime Name Busy Add1 No Add2 No Add3 No		$\dot{J}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	R1	6			Store 1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reserva	Reservation Station. Time Name Bus				<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1 <
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	Yes	Multd		R(F2)	Load2		<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	72	Fu	Load2		Mult2						


#### Exec Write Instruction status: Busy Addr FuITER Instruction kIssue CompResult LD F0 **R**1 Load1 Yes 80 **MULTD** F2 Load2 72 F4 F0 Yes SD F4 **R**1 3 Load3 No 80 Mult1 LDF0 **R**1 6 Store 1 Yes **MULTD** F4 F2 Store2 Yes 72 Mult2 F0SD F4 0 **R**1 No Store3 Reservation Stations: SI *S*2 RS Time Name Busy $V_j$ VkQj QkCode: OpAdd1 No LD F<sub>0</sub> R1 ()Add2 No **MULTD** F4 F0 F2 Add3 No SD **R**1 F4 0 #8 Mult1 Yes Multd **SUBI** R(F2) Load1 **R**1 **R**1 Mult2 Yes Multd R(F2) Load2 BNEZ R1 Loop

#### Register result status

Clock	<b>R</b> 1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
9	72	Fu	Load2		Mult2						

- Load1 completing: who is waiting?
- Can SUBI be dispatched?

#### Exec Write Instruction status: ITER Instruction kIssue CompResult Busy Addr FuLoad1 No LD F0 **R**1 10 9 **MULTD** F2 Load2 F4 F0 2 Yes 72 SD F4 **R**1 3 Load3 No **R1** 10 80 Mult1 LD F0 6 Store 1 Yes 7 72 **MULTD** F4 F0 F2 Store2 Yes Mult2 SD F4 **R**1 Store3 No Reservation Stations: SI *S*2 RS Time Name Busy $V_j$ VkQj QkCode: OpAdd1 No LD F<sub>0</sub> **R**1 ()Add2 No **MULTD** F4 F0 F2 Add3 No SD F4 0 **R**1 Yes Multo M[80] R(F2)Mult1 **SUBI** #8 4 **R**1 **R**1 Mult2 Multd **BNEZ** Yes R(F2) Load2 R1 Loop Register result status



- Load2 completing: who is waiting?
- Can BNEZ be Dispatched?

Instructi	ion statu	<i>s</i> :				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Сотр	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		]
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store 1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1 <
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
3	Mult1	Yes	Multd	M[80]	R(F2)			<b>SUBI</b>	<b>R</b> 1	R1	#8
4	Mult2	Yes	Multo	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F</i> 6	F8	F10	<i>F12</i>	•••	F30
11	64	Fu	Load3		Mult2						

• Next load in sequence

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Сотр	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store 1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	<b>R</b> 1	<b>R</b> 1	#8
3	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result si	tatus									
Clock	R1		FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30

Mult2

• Why not issue third multiply?

Fu Load3

Instructi	on statu	s:				Exec	Write					
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2			Load2	No			
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64		_
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2	
2	SD	<b>F</b> 4	0	<b>R</b> 1	8			Store3	No			
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	
	Add2	No						MULTD	F4	F0	F2	$\leftarrow$
	Add3	No						SD	F4	0	<b>R</b> 1	
1	Mult1	Yes	Multd	M[80]	R(F2)			<b>SUBI</b>	<b>R</b> 1	<b>R</b> 1	#8	
2	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result st	atus										
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30	

Mult2

• Why not issue third store?

**13** 

Fu Load3

Instructi	ion statu	<i>s</i> :				Exec	Write					
ITER	Instructi	ion	j	k	Issue	Comp	Result	_	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2	14		Load2	No			
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64		
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	R1	8			Store3	No			
Reserva	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3 No							SD	F4	0	<b>R</b> 1	
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	<b>R</b> 1	<b>R</b> 1	#8	
1	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result si											

Register result status

 Clock
 R1
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 14
 64
 Fu
 Load3
 Mult2

• Mult1 completing. Who is waiting?

The third MULT is waiting (because of the structural hazard).

Instructi	on statu	<i>s:</i>			Write							
ITER	Instructi	ion	$\dot{J}$	k	Issue	Comp	Result	_	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2	14	15	Load2	No			
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64		
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2	!
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	<b>←</b>
	Add3	No						SD	F4	0	R1	
	Mult1	No						SUBI	<b>R</b> 1	R1	#8	
0	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result st	tatus										
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30	

• Mult2 completing. Who is waiting?

**15** 

**64** 

Fu Load3

Store 2 is waiting.

Mult2

Instructi	on statu	s:		Write							
ITER	Instructi	ion	j	$\boldsymbol{k}$	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	No		
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	FO	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Multd		R(F2)	Load3		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
16	64	Fu	Load3		Mult1						

Instructi	on statu	<i>s</i> :		Write								
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2	14	15	Load2	No			
1	SD	F4	0	R1	3			Load3	Yes	64		
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2	
2	<b>MULTD</b>	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2	
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1	
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1 <b>←</b>	
	Mult1	Yes	Multd		R(F2)	Load3		<b>SUBI</b>	R1	R1	#8	
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result si	tatus										
Clock	R1		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30	

Mult1

Fu Load3

Instructi	ion statu	S:		Write							
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18		Load3	Yes	64	
2						10	11	Store1	Yes	80	[80]*R2
2						15	16	Store2	Yes	72	[72]*R2
2	0	R1	8			Store3	Yes	64	Mult1		
Reservation Stations:					<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3						SD	F4	0	<b>R</b> 1	
		R(F2)	Load3		SUBI	<b>R</b> 1	R1	#8			
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	1
Register	result si	tatus									

#### Register result status

Clock	<b>R</b> 1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
18	64	Fu	Load3		Mult1						

Instructi	ion statu	s:				Exec	Write				
ITER	Instruct	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	<b>R</b> 1	3	18	19	Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store 1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8	19		Store3	Yes	64	Mult1
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	<b>R</b> 1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	•
Register	result si	tatus									

#### Register result status

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
19	<b>56</b>	Fu	Load3		Mult1						

Instructi	on statu	<i>s</i> :		Write								
ITER	Instructi	ion	j	k	Iccue	Comp	Result	_	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	Yes	56		
1	MULTD	F4	F0	F2	2	14	15	Load2	No			
1	SD	F4	0	R1	3	18	19	Load3	Yes	64		•
2	LD	F0	0	R1	6	10	11	Store1	No			
2	MULTD	F4	F0	F2	7	15	16	Store2	No			
2	SD	F4	0	R1	8	19	20	Store3	Yes	64	Mult1	
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	<del></del>
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	<b>R</b> 1	
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	<b>R</b> 1	R1	#8	
	Mult2	No						BNEZ	R1	Loop		

#### Register result status

Clock	<b>R</b> 1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
20	<b>56</b>	Fu	Load1		Mult1						

Observation? Once again: In-order issue, out-of-order execution and out-of-order completion.

# Why can Tomasulo overlap iterations of loops?

#### Register renaming

 Multiple iterations use different physical destinations for registers (dynamic loop unrolling).

#### Reservation stations

- Permit instruction issue to advance past integer control flow operations
- Also buffer old values of registers totally avoiding the WAR stall that we saw in the scoreboard.
- Other perspective: Tomasulo building data flow dependency graph on the fly.

# Tomasulo's scheme offers 2 major advantages

- The distribution of the hazard detection logic
  - distributed reservation stations and the CDB
  - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - If a centralized register file were used, the units would have to read their results from the registers when register buses are available.
- The elimination of stalls for WAW and WAR hazards

#### Summary

- Reservations stations: *implicit register renaming* to larger set of registers + buffering source operands
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards of Scoreboard
  - Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
- Today, helps cache misses as well
  - Don't stall for L1 Data cache miss
- Lasting Contributions
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- 360/91 descendants are Pentium III; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264