

Another Dynamic Algorithm: Tomasulo Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
 - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
 - IBM has 4 FP registers vs. 8 in CDC 6600
- Differences between Tomasulo Algorithm & Scoreboard
 - Control & buffers *distributed* with Function Units vs. centralized in scoreboard; called “*reservation stations*”
 - Registers in instructions replaced by pointers to reservation station buffer
 - HW *renaming* of registers to avoid WAR, WAW hazards
 - Common Data Bus broadcasts results to all FUs
 - Load and Stores treated as FUs as well
- Why Study? It lead to Pentium Pro, PowerPC 604, ...

Reservation Station Components

Op—Operation to perform in the unit (e.g., + or −)

Qj, Qk—Reservation stations producing source registers (value to be written)

Vj, Vk—**Value** of Source operands

Rj, Rk—Flags indicating when Vj, Vk are **ready**

Busy—Indicates reservation station and FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

Three Stages of Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), the scoreboard issues instr & sends operands (renames registers).

2. Execution—operate on operands (EX)


When both operands ready then execute;
if not ready, watch CDB for result

3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units;
mark reservation station available

- Normal bus: data + destination
Common Data Bus: data + **source**:
Normal = “Go To” bus; CDB = “Come From” bus

Tomasulo Organization



Tomasulo Example Cycle 0

[illegible]

Tomasulo Example Cycle 1

Instruction status				Issue	Execution	Write				Busy	Address
Instruction	<i>j</i>	<i>k</i>									
LD F6	34+	R2	1							Load1	Yes 34+R2
LD F2	45+	R3								Load2	No
MULT F0	F2	F4								Load3	No
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
Time	Name	Busy Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>					
0	Add1	No									
0	Add2	No									
	Add3	No									
0	Mult1	No									
0	Mult2	No									
		No									
Register result status											
Clock			<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	..	
1		FU				Load1					

Tomasulo Example Cycle 2

Instruction status				Issue	Execution complete	Write Result		
Instruction	<i>j</i>	<i>k</i>					Busy	Address
LD F6	34+	R2		1			Load1	Yes 34+R2
LD F2	45+	R3		2			Load2	Yes 45+R3
MULT F0	F2	F4					Load3	No
SUBD F8	F6	F2						
DIVD F10	F0	F6						
ADDD F6	F8	F2						

Reservation Stations			<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>
Time	Name	Busy Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	No				
0	Add2	No				
	Add3	No				
0	Mult1	No				
0	Mult2	No				

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock										
2	FU		Load2		Load1					

Tomasulo Example Cycle 3

Instruction status				Issue	Execution complete	Write Result		
Instruction	<i>j</i>	<i>k</i>					Busy	Address
LD F6	34+	R2		1	3		Load1	Yes 34+R2
LD F2	45+	R3		2			Load2	Yes 45+R3
MULT F0	F2	F4		3			Load3	No
SUBD F8	F6	F2						
DIVD F10	F0	F6						
ADDD F6	F8	F2						

Reservation Stations			<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>
Time	Name	Busy Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	No				
0	Add2	No				
	Add3	No				
0	Mult1	Yes MULTD		R(F4)	Load2	
0	Mult2	No				

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
3	FU	Mult1	Load2		Load1					

- Issue MULT now vs in scoreboard?

Tomasulo Example Cycle 4

Instruction status					Execution	Write						
Instruction	j	k	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R3		
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Reservation Stations					$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)			Load2				
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD		R(F4)	Load2					
	0	Mult2	No									
Register result status												
Clock				$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
4			FU	Mult1	Load2		M(34+R2)	Add1				

Tomasulo Example Cycle 5

Instruction status					Execution	Write						
Instruction	j	k	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2									
Reservation Stations					$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	No									
		Add3	No									
	10	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2			

Tomasulo Example Cycle 6

Instruction status					Execution	Write						
Instruction	j	k	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservation Stations					$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$				
	Time	Name	Busy	Op	V_j	V_k	Q_j	Q_k				
	1	Add1	Yes	SUBD	$M(34+R2)$	$M(45+R3)$						
	0	Add2	Yes	ADDD		$M(45+R3)$	Add1					
		Add3	No									
	9	Mult1	Yes	MULTD	$M(45+R3)$	$R(F4)$						
	0	Mult2	Yes	DIVD		$M(34+R2)$	Mult1					
Register result status												
Clock				$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
6			FU	Mult1	$M(45+R3)$		Add2	Add1	Mult2			

- Issue MULT vs. scoreboard?

Tomasulo Example Cycle 7

Instruction status					Execution	Write						
Instruction	j	k	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4			Load1	No		
LD	F2	45+	R3	2	4	5			Load2	No		
MULT	F0	F2	F4	3					Load3	No		
SUBD	F8	F6	F2	4	7							
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservation Stations					$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	$M(34+R2)$	$M(45+R3)$						
	0	Add2	Yes	ADDD		$M(45+R3)$	Add1					
		Add3	No									
	8	Mult1	Yes	MULTD	$M(45+R3)$	$R(F4)$						
	0	Mult2	Yes	DIVD		$M(34+R2)$	Mult1					
Register result status												
Clock				$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
7			FU	Mult1	$M(45+R3)$		Add2	Add1	Mult2			

Tomasulo Example Cycle 8

Instruction status					Execution	Write						
Instruction	j	k	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservation Stations					$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	$M(34+R2)$	$M(45+R3)$						
	2	Add2	Yes	ADDD	$M()-M()$	$M(45+R3)$						
	0	Add3	No									
	7	Mult1	Yes	MULTD	$M(45+R3)$	$R(F4)$						
	0	Mult2	Yes	DIVD		$M(34+R2)$	Mult1					
Register result status												
Clock				$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
8			FU	Mult1	$M(45+R3)$		Add2	$M()-M()$	Mult2			

Tomasulo Example Cycle 9

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4			Load1	No		
LD	F2	45+	R3	2	4	5			Load2	No		
MULT	F0	F2	F4	3					Load3	No		
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	1	Add2	Yes	ADDD	M()-M()	M(45+R3)						
	0	Add3	No									
	6	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
9			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Tomasulo Example Cycle 10

Instruction status					Execution	Write						
Instruction	j	k	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10							
Reservation Stations					$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	Yes	ADDD	$M() - M()$	$M(45 + R3)$						
	0	Add3	No									
	5	Mult1	Yes	MULTD	$M(45 + R3)$	$R(F4)$						
	0	Mult2	Yes	DIVD		$M(34 + R2)$	Mult1					
Register result status												
Clock				$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
10			FU	Mult1	$M(45 + R3)$		Add2	$M() - M()$	Mult2			

Tomasulo Example Cycle 11

Instruction status					Execution	Write						
Instruction	j	k	Issue	complete	Result			Busy	Address			
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservation Stations					$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	No									
	1	Add2	No									
	0	Add3	No									
	4	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
11			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

- Write result of ADDD vs. scoreboard?

Tomasulo Example Cycle 12

Instruction status					Execution	Write						
Instruction	j	k	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	6	7						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservation Stations					$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	3	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$...	$F30$
12			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 13

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	2	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
13			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 14

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	1	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 15

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3	15			Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
15			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 16

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16			FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 55

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue		complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4			Load1	No		
LD	F2	45+	R3	2	4	5			Load2	No		
MULT	F0	F2	F4	3	15	16			Load3	No		
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	1	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
55			FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 56

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address			
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5	56							
ADDD	F6	F8	F2	6	10	11						
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56			FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 57

Instruction status					Execution	Write					
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULT	F0	F2	F4	3	15	16		Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5	56	57					
ADDD	F6	F8	F2	6	10	11					
Reservation Stations					S1	S2	RS for <i>j</i>	RS for <i>k</i>			
	Time	Name	Busy Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	No								
	0	Add2	No								
		Add3	No								
	0	Mult1	No								
	0	Mult2	No								
Register result status											
Clock			<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
57		FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	M*F4/M			