74HC137

3-to-8 line decoder, demultiplexer with address latches; inverting

Rev. 03 — 11 November 2004

Product data sheet



1. General description

The 74HC137 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC137 is specified in compliance with JEDEC standard no. 7A.

The 74HC137 is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (An). The 74HC137 essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When the latch is enabled ($\overline{\text{LE}}$ = LOW), the 74HC137 acts as a 3-to-8 active LOW decoder. When the latch enable ($\overline{\text{LE}}$) goes from LOW-to-HIGH, the last data present at the inputs before this transition, is stored in the latches. Further address changes are ignored as long as $\overline{\text{LE}}$ remains HIGH.

The output enable input ($\overline{E}1$ and E2) controls the state of the outputs independent of the address inputs or latch operation. All outputs are HIGH unless $\overline{E}1$ is LOW and E2 is HIGH.

The 74HC137 is ideally suited for implementing non-overlapping decoders in 3-state systems and strobed (stored address) applications in bus oriented systems.

2. Features

- Combines 3-to-8 decoder with 3-bit latch
- Multiple input enable for easy expansion or independent controls
- Active LOW mutually exclusive outputs
- Low-power dissipation
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ◆ HBM EIA/JESD22-A114-B exceeds 2000 V
 - ◆ MM EIA/JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from -40 °C to +80 °C and from -40 °C to +125 °C.



3. Quick reference data

Table 1: Quick reference data $GND = 0 \ V; T_{amb} = 25 \ ^{\circ}C; t_r = t_f = 6 \ ns.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t_{PHL},t_{PLH}	propagation delay	$C_L = 15 pF; V_{CC} = 5 V$				
	An to \overline{Y} n		-	18	-	ns
	IE to ₹n		-	17	-	ns
	Ē1 to ₹n		-	15	-	ns
	E2 to \overline{Y} n		-	15	-	ns
Cı	input capacitance		-	3.5	-	pF
C _{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC}	[1] -	57	-	pF

3-to-8 line decoder, demultiplexer with address latches; inverting

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

4. Ordering information


Table 2: Ordering information


Type number	Package						
	Temperature range	Name	Description	Version			
74HC137N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4			
74HC137D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			
74HC137DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1			

^[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).


3-to-8 line decoder, demultiplexer with address latches; inverting

5. Functional diagram






3-to-8 line decoder, demultiplexer with address latches; inverting



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3: Pin description

iabic c.	i iii accomptioni	
Symbol	Pin	Description
A0	1	data input 0
A1	2	data input 1
A2	3	data input 2
LE	4	latch enable input (active LOW)
Ē1	5	data enable input 1 (active LOW)
E2	6	data enable input 2 (active HIGH)
Y 7	7	multiplexer output 7
GND	8	ground (0 V)
Y 6	9	multiplexer output 6
Y 5	10	multiplexer output 5
Y 4	11	multiplexer output 4
Y 3	12	multiplexer output 3
<u>¥</u> 2	13	multiplexer output 2
<u>\overline{Y}</u> 1	14	multiplexer output 1
<u></u> 70	15	multiplexer output 0
V_{CC}	16	positive supply voltage

3-to-8 line decoder, demultiplexer with address latches; inverting

7. Functional description

7.1 Function table

Table 4: Function table [1]

Enabl	le		Input			Output							
LE	E1	E2	A0	A 1	A2	₹0	<u>¥</u> 1	<u>¥</u> 2	Y 3	Y 4	₹ 5	Y 6	Y 7
Н	L	Н	X	X	Χ	stable							
Χ	Н	X	X	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Χ	Χ	L	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
			Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
			L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
			Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
			L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
			Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
			L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
			Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

^[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

8. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

3-to-8 line decoder, demultiplexer with address latches; inverting

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input diode current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
I _{OK}	output diode current	$V_O < -0.5 \text{ V or}$ $V_O > V_{CC} + 0.5 \text{ V}$		-	±20	mA
Io	output source or sink current	$V_{O} = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$		-	±25	mA
I _{CC} , I _{GND}	V _{CC} or GND current			-	±50	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	power dissipation					
	DIP16 package		<u>[1]</u>	-	750	mW
	SO16 and SSOP16 packages		[2]	-	500	mW

^[1] Above 70 °C: P_{tot} derates linearly with 12 mW/K.

9. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
t _r , t _f	input rise and fall times	$V_{CC} = 2.0 \text{ V}$	-	-	1000	ns
		V _{CC} = 4.5 V	-	6.0	500	ns
		V _{CC} = 6.0 V	-	-	400	ns
T _{amb}	ambient temperature		-40	-	+125	°C

^[2] Above 70 °C: P_{tot} derates linearly with 8 mW/K.

3-to-8 line decoder, demultiplexer with address latches; inverting

10. Static characteristics

Table 7: Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 25	°C					
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	8.0	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V
VoH	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
LI	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	μΑ
lcc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	μΑ
Cı	input capacitance		-	3.5	-	pF
Γ _{amb} = -40) °C to +85 °C					
√ıH	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
/ _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
√ _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
	. •	$I_{O} = -20 \mu A$; $V_{CC} = 2.0 \text{ V}$	1.9	-	-	V
		$I_{O} = -20 \mu\text{A}; V_{CC} = 4.5 \text{V}$	4.4	-	-	V
		$I_{O} = -20 \mu\text{A}; V_{CC} = 6.0 \text{V}$	5.9	-	-	V
		$I_0 = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
		$I_0 = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	-	-	V

3-to-8 line decoder, demultiplexer with address latches; inverting

 Table 7:
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
I _{LI}	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	80	μΑ
T _{amb} = -40	0 °C to +125 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V_{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}		-		
		$I_O = -20 \mu A$; $V_{CC} = 2.0 \text{ V}$	1.9	-	-	V
		$I_O = -20 \mu A$; $V_{CC} = 4.5 \text{ V}$	4.4	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_O = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.2	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}		-		
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V
ILI	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	160	μΑ

74HC137 **Philips Semiconductors**

3-to-8 line decoder, demultiplexer with address latches; inverting



Dynamic characteristics $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$

Product data sheet

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 25	°C					
t _{PHL} , t _{PLH}	propagation delay An to \overline{Y} n	see Figure 6				
		V _{CC} = 2.0 V	-	58	180	ns
		V _{CC} = 4.5 V	-	21	36	ns
		V _{CC} = 6.0 V	-	17	31	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	18	-	ns
	propagation delay LE to Yn	see <u>Figure 7</u>				
		V _{CC} = 2.0 V	-	55	190	ns
		V _{CC} = 4.5 V	-	20	38	ns
		V _{CC} = 6.0 V	-	16	32	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	17	-	ns
	propagation delay $\overline{E}1$ to $\overline{Y}n$	see Figure 7				
		V _{CC} = 2.0 V	-	50	145	ns
		V _{CC} = 4.5 V	-	18	29	ns
		V _{CC} = 6.0 V	-	14	25	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	15	-	ns
	propagation delay E2 to \overline{Y} n	see Figure 6				
		V _{CC} = 2.0 V	-	50	145	ns
		V _{CC} = 4.5 V	-	18	29	ns
		V _{CC} = 6.0 V	-	14	25	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	15	-	ns
THL, tTLH	output transition time	see Figure 6				
		V _{CC} = 2.0 V	-	19	75	ns
		V _{CC} = 4.5 V	-	7	15	ns
		V _{CC} = 6.0 V	-	6	13	ns
·W	LE pulse width HIGH	see Figure 8				
		V _{CC} = 2.0 V	50	11	-	ns
		V _{CC} = 4.5 V	10	4	-	ns
		V _{CC} = 6.0 V	9	3	-	ns
su	set-up time An to LE	see Figure 8				
		V _{CC} = 2.0 V	50	3	-	ns
		V _{CC} = 4.5 V	10	1	-	ns
		V _{CC} = 6.0 V	9	1	-	ns
h	hold time An to LE	see Figure 8				
		V _{CC} = 2.0 V	30	3	-	ns
		V _{CC} = 4.5 V	6	1	-	ns
		V _{CC} = 6.0 V	5	1	-	ns
C _{PD}	power dissipation capacitance	$V_I = GND \text{ to } V_{CC}$	<u>[1]</u> -	57	-	pF

9 of 19



3-to-8 line decoder, demultiplexer with address latches; inverting

 Table 8:
 Dynamic characteristics ...continued

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = -40$	0 °C to +85 °C					
t _{PHL} , t _{PLH}	propagation delay An to \overline{Y} n	see Figure 6				
		V _{CC} = 2.0 V	-	-	225	ns
		V _{CC} = 4.5 V	-	-	45	ns
		V _{CC} = 6.0 V	-	-	38	ns
	propagation delay LE to Yn	see Figure 7				
		V _{CC} = 2.0 V	-	-	240	ns
		V _{CC} = 4.5 V	-	-	48	ns
		V _{CC} = 6.0 V	-	-	41	ns
	propagation delay E1 to Yn	see Figure 7				
		V _{CC} = 2.0 V	-	-	180	ns
		V _{CC} = 4.5 V	-	-	36	ns
		V _{CC} = 6.0 V	-	-	31	ns
	propagation delay E2 to \overline{Y} n	see Figure 6				
		V _{CC} = 2.0 V	-	-	180	ns
		V _{CC} = 4.5 V	-	-	36	ns
		V _{CC} = 6.0 V	-	-	31	ns
t _{THL} , t _{TLH}	output transition time	see Figure 6				
		V _{CC} = 2.0 V	-	-	95	ns
		V _{CC} = 4.5 V	-	-	19	ns
		V _{CC} = 6.0 V	-	-	16	ns
t _W	LE pulse width HIGH	see Figure 8				
		V _{CC} = 2.0 V	65	-	-	ns
		V _{CC} = 4.5 V	13	-	-	ns
		V _{CC} = 6.0 V	11	-	-	ns
t _{su}	set-up time An to LE	see Figure 8				
		V _{CC} = 2.0 V	65	-	-	ns
		V _{CC} = 4.5 V	13	-	-	ns
		V _{CC} = 6.0 V	11	-	-	ns
t _h	hold time An to LE	see Figure 8				
		V _{CC} = 2.0 V	40	-	-	ns
		V _{CC} = 4.5 V	8	-	-	ns
		V _{CC} = 6.0 V	7	-	-	ns

3-to-8 line decoder, demultiplexer with address latches; inverting

 Table 8:
 Dynamic characteristics ...continued

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -40	0 °C to +125 °C					
PHL, tPLH	propagation delay An to \overline{Y} n	see Figure 6				
		V _{CC} = 2.0 V	-	-	270	ns
		V _{CC} = 4.5 V	-	-	54	ns
		V _{CC} = 6.0 V	-	-	46	ns
	propagation delay $\overline{\text{LE}}$ to $\overline{\text{Y}}$ n	see Figure 7				
		V _{CC} = 2.0 V	-	-	285	ns
		V _{CC} = 4.5 V	-	-	57	ns
		V _{CC} = 6.0 V	-	-	48	ns
	propagation delay E1 to Yn	see Figure 7				
		V _{CC} = 2.0 V	-	-	220	ns
		V _{CC} = 4.5 V	-	-	44	ns
		V _{CC} = 6.0 V	-	-	38	ns
	propagation delay E2 to \overline{Y} n	see Figure 6				
		V _{CC} = 2.0 V	-	-	220	ns
		V _{CC} = 4.5 V	-	-	44	ns
		V _{CC} = 6.0 V	-	-	38	ns
THL, t _{TLH}	output transition time	see Figure 6				
		V _{CC} = 2.0 V	-	-	110	ns
		V _{CC} = 4.5 V	-	-	22	ns
		V _{CC} = 6.0 V	-	-	19	ns
W	LE pulse width HIGH	see <u>Figure 8</u>				
		V _{CC} = 2.0 V	-	-	75	ns
		V _{CC} = 4.5 V	-	-	15	ns
		V _{CC} = 6.0 V	-	-	13	ns
su	set-up time An to LE	see Figure 8				
		V _{CC} = 2.0 V	-	-	75	ns
		V _{CC} = 4.5 V	-	-	15	ns
		V _{CC} = 6.0 V	-	-	13	ns
า	hold time An to LE	see Figure 8				
		V _{CC} = 2.0 V	-	-	45	ns
		V _{CC} = 4.5 V	-	-	9	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	8	ns

^[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$

f_i = input frequency in MHz;

 f_o = output frequency in MHz;


 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs.

12. Waveforms



3-to-8 line decoder, demultiplexer with address latches; inverting

Fig 6. Waveforms showing the address input (An) and enable input (E2) to output $(\overline{Y}n)$ propagation delays and the output transition times





Fig 7. Waveforms showing the enable input ($\overline{E}1$, \overline{LE}) to output ($\overline{Y}n$) propagation delays and the output transition times



The shaded areas indicate when the input is permitted to change for predictable output performance.

 $V_M = 0.5 \times V_I$.

Fig 8. Waveforms showing the data set-up, hold times for An input to $\overline{\text{LE}}$ input and the latch enable pulse width

3-to-8 line decoder, demultiplexer with address latches; inverting





Table 9: Test data

Supply	nput		Load
V _{CC}	VI	t _r , t _f	CL
2.0 V	V _{CC}	6 ns	50 pF
4.5 V	V _{CC}	6 ns	50 pF
6.0 V	V _{CC}	6 ns	50 pF
5.0 V	V _{CC}	6 ns	15 pF

13. Application information



9397 750 13804


© Koninklijke Philips Electronics N.V. 2004. All rights reserved.

3-to-8 line decoder, demultiplexer with address latches; inverting

14. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT38-4						95-01-14 03-02-13	


Fig 11. Package outline SOT38-4 (DIP16)

9397 750 13804

74HC137 **Philips Semiconductors**



SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				99-12-27 03-02-19	

Fig 12. Package outline SOT109-1 (SO16)


9397 750 13804

74HC137 **Philips Semiconductors**

3-to-8 line decoder, demultiplexer with address latches; inverting

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	U	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT338-1		MO-150				99-12-27 03-02-19	

Fig 13. Package outline SOT338-1 (SSOP16)

9397 750 13804

3-to-8 line decoder, demultiplexer with address latches; inverting

15. Revision history

Table 10: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes			
74HC137_3	20041111	Product data sheet	-	9397 750 13804	74HC_HCT137_CNV_2			
Modifications:	 The format of this data sheet has been redesigned to comply with the current presenta and information standard of Philips Semiconductors. Removed type number 74HCT137. Inserted family specification. 							
74HC_HCT137_CNV_2	19970827	Product specification	-	-	74HC_HCT137_1			
74HC_HCT137_1	19901201	Product specification	-	-	-			

16. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

17. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

18. Disclaimers

3-to-8 line decoder, demultiplexer with address latches; inverting

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.


19. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

3-to-8 line decoder, demultiplexer with address latches; inverting

20. Contents

1	General description 1
2	Features
3	Quick reference data 2
4	Ordering information 2
5	Functional diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 5
7	Functional description 5
7.1	Function table 5
8	Limiting values 6
9	Recommended operating conditions 6
10	Static characteristics 7
11	Dynamic characteristics 9
12	Waveforms
13	Application information
14	Package outline 14
15	Revision history
16	Data sheet status
17	Definitions
18	Disclaimers
19	Contact information 18



All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 11 November 2004 Document number: 9397 750 13804

