Finite State Machine with Datapath

Martin Schoeberl

Technical University of Denmark Embedded Systems Engineering

March 2, 2021

Overview


- Counter based circuits
- ► Finite-state machines (FSMs)
- FSM with Datapath

Last Lab

- Generate a timing and a free running counter
 - Two counters
 - One for the counting from 0 to 15
 - One to generate a tick at about 2 Hz
- ▶ Did you finish the exercises?
- I will show the solution later

Generating Timing with Counters

- Generate a tick at a lower frequency
- ▶ We used it in Lab 1 for the blinking LED
- Used for last lab
- Use it for driving the display multiplexing at 1 kHz



The Tick Generation

```
val tickCounterReg = RegInit(0.U(4.W))
val tick = tickCounterReg === (N-1).U

tickCounterReg := tickCounterReg + 1.U
when (tick) {
  tickCounterReg := 0.U
}
```


Using the Tick

- ► A counter running at a *slower frequency*
- By using the tick as an enable signal

```
val lowFrequCntReg = RegInit(0.U(4.W))
when (tick) {
  lowFrequCntReg := lowFrequCntReg + 1.U
}
```

The Slow Counter

► Incremented every tick



What is the Use of This *Slow* Counter?

- This was your lab exercise last week!
- Is a preparation for the display multiplexing (next week)
- ► Then you need to generate a timing of 1 kHz (1 ms)

One Possible Solution for Last Lab

```
val MAX_CNT = 50000000.U // use a small value
   for waveform viewing
val tickCntReg = RegInit(0.U(32.W))
val cntReg = RegInit(0.U(4.W))
val tick = tickCntReg === MAX_CNT
tickCntReg := Mux(tick, 0.U, tickCntReg + 1.U)
when (tick) {
  cntReg := cntReg + 1.U
val m = Module(new SevenSegDec())
m.io.in := cntReg
sevSeg := m.io.out
```

A Self-Running Tester

- CountSevenSeg is a self-running circuit
- Has no input
- Needs no stimuli (poke)
- Just run for a few cycles

```
class SevenSegTest(dut: CountSevenSeg) extends
   PeekPokeTester(dut) {
   step(100)
}
```

Call the Tester

Using here ScalaTest Note Driver.execute ► Note Array("--generate-vcd-output", "on") class SevenSegCountSpec extends FlatSpec with Matchers { "SevenSegTest " should "pass" in { chisel3.iotesters.Driver.execute(Array("--generate-vcd-output", "on"), () => new CountSevenSeg) { c => new SevenSegTest(c)} should be (true)


Running the Test

- Does not really do any testing
- Just generated the waveform for debugging
- Just running 100 cycles does not show much
- ▶ Increase the number of running cycles to 100000000?
- Or use a different constant for testing?
- Let us explore now
- This issue will be the same for your display multiplexing

A Timer

- Like a kitchen timer
- Start by loading a timeout value
- Count down till 0
- Assert done when finished

One-Shot Timer




One-Shot Timer

```
val cntReg = RegInit(0.U(8.W))
val done = cntReg === 0.U


val next = WireDefault(0.U)
when (load) {
  next := din
} .elsewhen (!done) {
  next := cntReg - 1.U
}
cntReg := next
```

A 4 Stage Shift Register




```
val shiftReg = Reg(UInt(4.W))
shiftReg := Cat(shiftReg(2, 0), din)
val dout = shiftReg(3)
```

A Shift Register with Parallel Output




```
val outReg = RegInit(0.U(4.W))
outReg := Cat(serIn, outReg(3, 1))
val q = outReg
```

A Shift Register with Parallel Load



A Simple Circuit

- What does the following circuit?
- Is this related to a finite-state machine?




Finite-State Machine (FSM)


- ► Has a register that contains the state
- ► Has a function to computer the next state
 - Depending on current state and input
- Has an output depending on the state
 - And maybe on the input as well
- Every synchronous circuit can be considered a finite state machine
- ► However, sometimes the state space is a little bit too large

Basic Finite-State Machine

- A state register
- Two combinational blocks



State Diagram



- States and transitions depending on input values
- Example is a simple alarm FSM
- Nice visualization
- Will not work for large FSMs
- Complete code in the Chisel book

State Table for the Alarm FSM

	Input			
State	Bad event	Clear	Next state	Ring bell
green	0	0	green	0
green	1	-	orange	0
orange	0	0	orange	0
orange	1	-	red	0
orange	0	1	green	0
red	0	0	red	1
red	0	1	green	1

The Input and Output of the Alarm FSM

Two inputs and one output

```
val io = IO(new Bundle{
  val badEvent = Input(Bool())
  val clear = Input(Bool())
  val ringBell = Output(Bool())
})
```

Encoding the State

- We can optimize state encoding
- Two common encodings are: binary and one-hot
- We leave it to the synthesize tool
- Use symbolic names with an Enum
- Note the number of states in the Enum construct
- We use a Scala list with the :: operator

```
val green :: orange :: red :: Nil = Enum(3)
```

Start the FSM

We have a starting state on reset

```
val stateReg = RegInit(green)
```

The Next State Logic

```
switch (stateReg) {
 is (green) {
    when(io.badEvent) {
      stateReg := orange
  is (orange) {
    when(io.badEvent) {
      stateReg := red
    } .elsewhen(io.clear) {
      stateReg := green
 is (red) {
    when (io.clear) {
      stateReg := green
```

The Output Logic


```
io.ringBell := stateReg === red
```

Summary on the Alarm Example

- Three elements:
 - State register
 - Next state logic
 - Output logic
- This was a so-called Moore FSM
- ► There is also a FSM type called Mealy machine


A so-called Mealy FSM

- Similar to the former FSM
- Output also depends in the input
- ▶ It is faster
- Less composable (draw it)



The Mealy FSM for the Rising Edge

- ▶ That was our starting example
- Output is also part of the transition arrows




The Mealy Solution

Show code from the book as it is too long for slides


State Diagram for the Moore Rising Edge Detection

- We need three states
- Show the code



Comparing with a Timing Diagram

Moore is delayed one clock cycle compared to Mealy



What is Better?

- It depends ;-)
- Moore is on the save side
- Moore is composable
- Mealy has faster reaction
- Both are tools in you toolbox
- Keep it simple with your vending machine and use a Moore FSM

Another Simple FSM

- a FSM for a single word buffer
- Just two symbols for the state machine

```
val empty :: full :: Nil = Enum(2)
```

Finite State Machine for a Buffer

```
val empty :: full :: Nil = Enum(2)
val stateReg = RegInit(empty)
val dataReg = RegInit(0.U(size.W))
when(stateReg === empty) {
 when(io.eng.write) {
    stateReg := full
    dataReg := io.eng.din
}.elsewhen(stateReg === full) {
 when(io.deq.read) {
    stateReg := empty
}
```

A simple buffer for a bubble FIFO

FSM with Datapath

- A type of computing machine
- Consists of a finite-state machine (FSM) and a datapath
- The FSM is the master (the controller) of the datapath
- The datapath has computing elements
 - ► E.g., adder, incrementer, constants, multiplexers, ...
- ► The datapath has storage elements (registers)
 - E.g., sum of money payed, count of something, ...


FSM-Datapath Interaction

- ▶ The FSM controls the datapath
 - For example, add 2 to the sum
- By controlling multiplexers
 - For example, select how much to add
 - Not adding means selecting 0 to add
- Which value goes where
- The FSM logic also depends on datapath output
 - Is there enough money payed to release a can of soda?
- FSM and datapath interact

Popcount Example


- An FSMD that computes the popcount
- Also called the Hamming weight
- Compute the number of '1's in a word
- Input is the data word
- Output is the count
- Code available at PopCount.scala

Popcount Block Diagram




Popcount Connection

- Input din and output popCount
- Both connected to the datapath
- We need some handshaking
- For data input and for count output




Popcount Handshake

- We use a ready-valid handshake
- When data is available valid is asserted
- When the receiver can accept data ready is asserted
- Transfer takes place when both are asserted




The FSM



- A Very Simple FSM
- Two transitions depend on input/output handshake
- One transition on the datapath output

The Datapath



Let's Explore the Code

► In PopCount.scala

Usage of an FSMD

Maybe the main part your vending machine is an FSMD?

Today Lab

- Paper & pencil exercises
- Exercises on FSM
- From the, now free, Dally book
- Just sketch the Chisel code
- On paper or in a plain text editor
- As usual, show and discuss with a TA

Summary

- We ave interesting teaching constraints
- We will still be able to build a vending machine
- Counters make interesting circuits
- Counter are used to generate timing
- An FSM can control a datapath