BespokeVery Fast Random

by Duck




Actual End Goal

- Source of white noise for audio and filter analysis
- Spectrum from 0Hz to at least 200kHz
- Physically small
- Inexpensive
- Reliable
- (Long period if repeating)

Geiger-Müller or PIN Radiation Sensor

True random

- Expensive
- Complicated
- Very low BW







Zener/Avalanche/Flicker Noise

- Cheap
- True random

- Low amplitude
- Not guaranteed
 - Using parts outside of mfgr specifications
- Changes during aging






Going Digital


A random bit sequence at rate `f` bits per second approximates a white noise signal below about `f/3` Hz. [1] [2]

Pseudorandom bit sequences are fine too (if they have a long period)




(Hardware) Linear Feedback Shift Registers (LFSR)

- Cheap
- Dependable
- Semi-complicated layout
- Large PCB footprint
- Need 4+ logic ICs
 - Even more for longer periods



Behold! The ATtiny10 from AVR/Microchip

- 8-bit architecture
- 1KB program flash
- 32B SRAM (B, not KB or MB)
- 12MHz max clock
- Direct hardware access
- 1 instruction per clock for most ALU instructions
- GCC supported
- \$0.38 each (in quantity 1)
- (Most people would be better off with an Arduino)



Software LFSRs

- uC are cheap
- Small
- Dependable
- Too much math for high bit rates with a cheap/slow microcontroller

```
# include <stdint.h>
unsigned lfsr1(void)
    uint16 t start state = 0xACE1u; /* Any nonzero start state will work. */
    uint16 t lfsr = start state;
                                     /* Must be 16-bit to allow bit<<15 later in the code */
    uint16 t bit;
    unsigned period = 0;
   do
    {  /* taps: 16 14 13 11; feedback polynomial: <math> x^16 + x^14 + x^13 + x^11 + 1 * / 
        bit = ((lfsr >> 0) ^ (lfsr >> 2) ^ (lfsr >> 3) ^ (lfsr >> 5)) /* & 1u */;
        lfsr = (lfsr >> 1) | (bit << 15);
        ++period;
   while (lfsr != start state);
    return period;
```


Fibonacci 32-bit LFSR

- (Quick guesstimates)
- Operations per bit of output:
 - 4x shift operations
 - 6x boolean operations
 - 1x output instruction
 - 1x unconditional jump
- 32-bit word size means most operations are now 4 clocks
 - So at least 42 instructions per bit of output
- 12MHz clock means only 100kHz noise

Confirming with GCC

```
void lfsr_loop() {
    uint32_t bits = 0x1;
    uint32_t bit;
    while(1) {
        bit = ((bits >> 31) ^ (bits >> 21) ^ (bits >> 1) ^ bits) & 1;
        bits = (bits << 1) + bit;
        blah(bit);
    }
}</pre>
```

- Unoptimized 32-bit Fibonacci LFSR
- 184 instructions in loop
- Assuming 12 MIPS
- 21kHz of noise
- I want 10x that



Galois LFSR

- Single shift
- Single conditional XOR
- Still dealing with 32-bit words

(Code is modified from [3] and is only 16-bit))

```
void galois lfsr 16(void)
    const uint16 t polynomial = 0x002D;
    uint16 t state = 1;
   while (1) {
        uint16 t msb = state \& 0x8000;
        state <<= 1;
        if (msb) {
            state ^= polynomial;
        blah(msb);
```

Look at that Polynomial

0x002D

- Only has set bits in the low byte
- In state ^= polynomial; only the low byte of `state` is affected

- Can we find a 32-bit polynomial with ones only in the low byte?
- It would make this faster on an 8-bit architecture

Brute Force Search

- An n-bit polynomial is "maximal" if it takes 2ⁿ-1 cycles for the state to repeat
- For each candidate polynomial
 - o Initialize the LFSR with uint32_t state = 1;
 - Step the LFSR until the current state equals the first state
 - o Or until we hit 2ⁿ-1 cycles
- Naively, only 255 possibly polynomials
 - Something something about alway a 1 in the lower bit??? So only 127?
- 2^{32} -1 == 4294967295 is a big number but not *that* big


```
duck@alura:~/Projects/fast lfsr$ time ./test
poly: (27) 0x1b
poly: (135) 0x87
poly: (177) 0xb1
poly: (219) 0xdb
poly: (245) 0xf5
real
     0m2.896s
     0m2.895s
user
      0 \text{m} 0.001 \text{s}
SYS
```

- Found 0xaf, 0xc5, 0xf5
- Took 12 minutes

Multi-threaded across a 48-core Xeon E5-2678 v3 @ 2.50GHz

1						100.0 100.0 100.0 100.0 100.0 100.0 100.0 100.0 100.0)%])%])%])%])%])%])%])%]	14 [15 [16 [17 [18 [19 [20 [21 [22 [23 [24 [0.0%] 0.0%] 0.0%] 0.0%] 0.0%] 0.0%] 0.0%] 0.0%] 0.0%] 0.0%]	25 [48 running 11.88 4.20	100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0%	38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 47 [] 47 []			100.0%] 100.0%] 100.0%] 100.0%] 100.0%] 100.0%] 100.0%] 100.0%]
PID		PR:	I NI	VIRT	RES	SHR S				Command									
6690		20			1840	1568 S			1h05:46										
6731		20			1840				1:22.29										
6693 6700		20 20		518M 518M	1840 1840				1:21.96 1:22.30										
6691		20		518M	1840	1568 R			1:22.30										
6701		20		518M					1:22.31										
6703		20		518M					1:22.16										
6702		20			1840	1568 R			1:22.30										
6736	duck	20	9 0	518M	1840	1568 R	100.	0.0	1:22.08	./test									
6711		20		518M					1:22.31										
6705		20			1840	1568 R			1:22.31										
6718		20		518M					1:22.31										
6698		20		518M					1:22.30 1:22.19										
6709 6717		20 20		518M 518M					1:22.19										
6712		20		518M					1:22.30										
6695		20		518M					1:22.07										
6729		20		518M					1:22.31										
6735		20		518M					1:22.31										
6714		20		518M					1:22.28										
6721		20		518M					1:22.20										
6720		20		518M					1:22.28										
6704		20		518M					1:22.30										
6706 6707		20 20		518M 518M					1:22.26 1:22.30										
6716		20		518M					1:22.30										
6725		20		518M					1:22.30										
6722		20		518M					1:22.30										
6728		20		518M					1:22.30										
6730		20	9 0	518M	1840	1568 R	99.8	0.0	1:22.30	./test									
6696		20		518M					1:22.30										
6713		20		518M					1:22.30										
6699		20		518M					1:22.30										
6723		20		518M					1:22.29										
6694 6727		20 20		518M 518M	1840 1840				1:22.27 1:22.30										
6738		20		518M					1:22.30										
6732									1.22.30										

- Killed it after 2 weeks
- Needed a couple more months to finish



Academic Code and Stack Exchange to the Rescue

- Method for checking if a polynomial is maximal [4]
 - Requires factoring 2ⁿ-1 and fast-forwarding the LFSR
- Some more explanations in [5]
- I don't really know what I'm doing
- Code to fast-forward LFSRs in [6]
 - Academic-style code
 - o Took a couple hours to figure out how to use
- Can find all lower-byte-only full-byte maximal polynomials up to 256-bit in
- 51 minutes (single threaded)

Results

```
16: maximals = [45, 57, 63, 83, 189, 215]
                                                  144: maximals = [149]
24: maximals = [27, 135, 177, 219, 245]
                                                  152: maximals = [77]
32: maximals = [175, 197, 245]
                                                  160: maximals = [45, 57]
40: maximals = [57, 215]
                                                  168: maximals = []
48: maximals = [183]
                                                  176: maximals = [189]
56: maximals = [149]
                                                  184: maximals = []
64: maximals = [27, 29, 245]
                                                  192: maximals = []
72: maximals = [95]
                                                  200: maximals = [45]
80: maximals = [175]
                                                  208: maximals = []
88: maximals = []
96: maximals = [221]
                                                  216: maximals = [139, 189]
104: maximals = []
                                                  224: maximals = []
112: maximals = []
                                                  232: maximals = []
120: maximals = [231]
                                                  240: maximals = []
128: maximals = [135]
                                                  248: maximals = []
136: maximals = []
                                                  256: maximals = []
```

Implementation

- C is too high level
- Luckily AVR8 assembly is moderately easy
- One more constraint: I need a constant time per bit of output

Paraphrased Assembly

```
load immediate r19, 0xaf
load immediate r20, 1
load immediate r21, 1
load immediate r22, 1
load immediate r23, 1
myloop:
                                                       Clock cycles:
    logical shift left
                                r20
    rotate Teft through carry r21
    rotate left through carry r22
    rotate left through carry r23
                                                       1 or 2
    branch if carry cleared next instruction
        xor r\overline{20}, r\overline{19}
                                                       1 (or 0 when skipped)
    next instruction:
    out OUTPUT PORT, r23
    rjump myloop
```

Results

- 1.3 Mbps of PRNG
- 6 minute period (time between repeats)
- Good for 440kHz of white noise
- 3mm x 3mm (plus passives) of PCB footprint
- \$0.38

References

- [1] https://sound-au.com/project182.htm White noise and Pink noise generation
- [2] https://www3.advantest.com/documents/11348/3e95df23-22f5-441e-8598-f1d99c2382cb PRNG and spectrum stuff
- [3] https://en.wikipedia.org/wiki/Linear-feedback_shift_register
- [4] https://crypto.stackexchange.com/a/12835 Finding a maximal length polynomial
- [5] https://mathoverflow.net/a/46983 More maximal polynomial math
- [6] https://github.com/markagold1/LFSR-LAB Academic code for working with LFSRs

https://ww1.microchip.com/downloads/en/DeviceDoc/ATtiny4-5-9-10-Data-Sheet-DS40002060A.pdf ATtiny10 datasheet

https://ww1.microchip.com/downloads/en/DeviceDoc/AVR-Instruction-Set-Manual-DS40002198A.pdf AVR8 Instruction Set