




# ADC



**AVR®**



## 26.8 ADC Register Description


	7	6	5	4	3	2	1	0
<b>ADMUX</b>	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0
<b>ADSCRA</b>	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0
<b>ADSCRB</b>	-	ACME	-	-	MUX5	ADTS2	ADTS1	ADTS0
	15	14	13	12	11	10	9	8
<b>ADCH</b>	-	-	-	-	-	-	ADC9	ADC8
<b>ADCL</b>	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
	7	6	5	4	3	2	1	0

Improving on  
the R-Meter

- Differential measurement
- Programmable Gain

# ADMUX - “ADC Multiplexer Selection Register”

Vertical scaling, formatting of conversion results, and channel selection



# ADMUX: Voltage Reference

$$ADC = \frac{1024 \cdot V_{IN}}{V_{REF}}$$



REFS1	REFS0	Voltage Reference Selection <sup>(1)</sup>
0	0	AREF, Internal $V_{REF}$ turned off
0	1	AVCC with external capacitor at AREF pin
1	0	Internal 1.1V Voltage Reference with external capacitor at AREF pin
1	1	Internal 2.56V Voltage Reference with external capacitor at AREF pin



# ADMUX: Voltage Reference


$$ADC = \frac{1024 \cdot V_{IN}}{V_{REF}}$$



REFS1	REFS0	Voltage Reference Selection <sup>(1)</sup>
0	0	AREF, Internal $V_{REF}$ turned off
0	1	AVCC with external capacitor at AREF pin
1	0	Internal 1.1V Voltage Reference with external capacitor at AREF pin
1	1	Internal 2.56V Voltage Reference with external capacitor at AREF pin

- External AREF (0) is useful for conditioned or variable references
- AVCC (1) gives maximum voltage input range
  - Arduino Mega defaults to this and includes the external capacitor
- Internal references (2, 3) are useful for increasing resolution for small signals


# ADMUX: Left Adjust ADC Results



```
// Get 10-bit conversion result
uint8_t lsb = ADCL;
uint8_t msb = ADCH;
uint16_t result = (msb << 8) | lsb;
```

\*Note: the ADC updates after ADCH is read, so if you need ADCL, read it first!

# ADMUX: Left Adjust ADC Results




```
// Get 8-bit conversion result
uint8_t result = ADCH;
```

# ADMUX: Analog Channel Selection




Note: There is also a MUX5 bit in register **ADSCRB**

- Read from pins on **PORTF** and **PORTK**
- Single ended or differential
- Channels 3:0 have x1, x10, and x200 options
- Also read from bandgap 1.1V reference
  - Useful for scaling ADC readings to volts
- See sec 26.8.2 for full list of options



# ADSCR: ADC Control and Status Registers

Configure to trigger conversions manually or automatically from a number of sources



“Enable”


- Set bit to use ADC
- Clear to disable

```
// Enable the ADC
ADSCRA |= 0b10000000;
ADSCRA |= 0x80;
ADSCRA |= 128;
ADSCRA |= 1 << 7;
ADSCRA |= 1 << ADEN;
ADSCRA |= _BV(ADEN);
```

```
// Disable the ADC
ADSCRA &= 0b01111111;
ADSCRA &= ~0b10000000;
ADSCRA &= ~0x80;
ADSCRA &= ~128;
ADSCRA &= ~(1 << 7);
ADSCRA &= ~(1 << ADEN);
ADSCRA &= ~_BV(ADEN);
```

# ADSCR: ADC Control and Status Registers

Useful bits for manually initiating single conversions à la `analogRead()`




- Set bit to start an ADC conversion
- expect a result in **13 clock cycles**

- ADC sets bit HIGH when conversion is complete
- Check the bit before retrieving the result

- Set to have ADC call **ISR (ADC\_vect)** after it completes a conversion

# ADSCR: ADC Control and Status Registers

Useful bits for triggering conversions automatically



- Set to enable automatic conversions

- Conversions triggered externally or by peripherals

- ADC runs on a divided system clock

# ADSCR: ADC Control and Status Registers

ADC conversions can be triggered externally, by other peripherals, or by the ADC's previous conversion

7	6	5	4	3	2	1	0	
ADSCRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0

7	6	5	4	3	2	1	0	
ADSCRB	-	ACME	-	-	MUX5	ADTS2	ADTS1	ADTS0

## Free Running Mode

- Trigger conversions at  $f_s = 16\text{MHz}/\text{prescaler}/13$
- Must initiate the first conversion manually by setting ADSC

ADTS2	ADTS1	ADTS0	Trigger Source
0	0	0	Free Running mode
0	0	1	Analog Comparator
0	1	0	External Interrupt Request 0
0	1	1	Timer/Counter0 Compare Match A
1	0	0	Timer/Counter0 Overflow
1	0	1	Timer/Counter1 Compare Match B
1	1	0	Timer/Counter1 Overflow
1	1	1	Timer/Counter1 Capture Event

# ADSCR: ADC Control and Status Registers

ADC conversions can be triggered externally, by other peripherals, or by the ADC's previous conversion

7	6	5	4	3	2	1	0	
ADSCRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0

7	6	5	4	3	2	1	0	
ADSCRB	-	ACME	-	-	MUX5	ADTS2	ADTS1	ADTS0

## ADC Rate / Resolution Trade-off

- ADC clock (16MHz/prescaler) must be > 50kHz
- ADC clock < 200kHz for full 10-bit resolution
- ADC clock < 1MHz for higher rate and reduced resolution

ADPS2	ADPS1	ADPS0	Division Factor
0	0	0	2
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

$$16 \text{ MHz}/128/13 \approx 9.6\text{kHz}$$

# ADSCR: ADC Control and Status Registers

The remaining bits

	7	6	5	4	3	2	1	0
ADSCRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0

	7	6	5	4	3	2	1	0
ADSCRB	-	ACME	-	-	MUX5	ADTS2	ADTS1	ADTS0


“Analog Comparator Multiplexer Enable”

- Use with Analog Comparator peripheral compare voltages to ADC pins (see sec 25.1)

“[Multiplexer] bit 6”

- Leftover MSB to **ADMUX** bits 4:0

# ADC Summary




Vertical scaling, formatting of conversion results, and channel selection

- Perform single conversions manually like `analogRead()`
- Configure ADC to convert on timer overflow or output compare
- Configure ADC in free running mode


10-bit result value

- Right-adjusted for efficient 10-bit retrieval
- Left adjusted for efficient 8-bit retrieval

- Use external voltage reference < VCC or internal 1.1V or 2.56V sources
- Use differential pins with x1, x10, and x200 gain options
- Analog precision requires low noise, separate digital and analog grounds







# Mixed Signal Systems: Analog Output







# Caveats for Periodic Signals: Aliasing












# Reconstruction Filters

## First Order Low-Pass, Passive:



$$f_c = \frac{1}{2\pi RC}$$

Slope = -6dB/Octave

Frequency	Attenuation
$f_c$	-3dB
$2fc$	-9dB
$4fc$	-15dB
$8fc$	-21dB
$16fc$	-27dB
$32fc$	-33dB
$64fc$	-39dB


# Reconstruction Filters

Design for sample rate of 16kHz and -33dB attenuation at 8kHz:

$$f_c = \frac{8000\text{Hz}}{32} = 250\text{Hz}$$

Acceptable?

Pick common R or C value, calculate the other:



Frequency	Attenuation
$f_c$	-3dB
$2f_c$	-9dB
$4f_c$	-15dB
$8f_c$	-21dB
$16f_c$	-27dB
$32f_c$	-33dB
$64f_c$	-39dB

# Reconstruction Filters

Design for sample rate of 16kHz and -33dB attenuation at 8kHz:

$$f_c = \frac{8000\text{Hz}}{32} = 250\text{Hz}$$


Acceptable?

Pick common R or C value, calculate the other:

$$250\text{Hz} = \frac{1}{2\pi R \cdot 0.1\mu\text{F}}$$

$$R = 6336\Omega \approx 6.8k\Omega$$

Close enough!



Frequency	Attenuation
$f_c$	-3dB
$2f_c$	-9dB
$4f_c$	-15dB
$8f_c$	-21dB
$16f_c$	-27dB
$32f_c$	-33dB
$64f_c$	-39dB

# Digital Oscillators

Using sample rate  $f_s = 8\text{kHz}$

Synthesize  $f_0 = 220\text{Hz}$

**Continuous Time**

$$x(t) = \sin(2\pi f_0 t)$$



**Discrete Time**

$$x[n] = \sin\left(2\pi f_0 \frac{n}{f_s}\right)$$

```
float fs = 8e3;
float phase = 0;
float freq = 220.0/fs * 2*M_PI;
float sine_sample;

ISR(TIMER0_COMPA_vect){
    phase += freq;
    if (phase > 2*M_PI)
        phase -= 2*M_PI;
    sine_sample = sinf(phase);
}
```

# Digital Oscillators: Wavetable



# Digital Oscillators: 16-bit Phasor

Using sample rate  $f_s = 8\text{kHz}$

Synthesize  $f_0 = 220\text{Hz}$

Discrete Time     $x[n] = \sin(2\pi f_0 \frac{n}{f_s})$

## Floating Point

```
float fs = 8e3;
float phase = 0;
float freq = 220.0/fs * 2*M_PI;
float sine_sample;

ISR(TIMERO_COMPA_vect){
    phase += freq;
    if (phase > 2*M_PI)
        phase -= 2*M_PI;
    sine_sample = sinf(phase);
}
```

## Fixed Point

```
float fs = 8e3;
uint16_t phase = 0;
int16_t freq = 220.0/fs * 65535;
uint16_t wavetable[65536];
uint16_t sine_sample;

ISR(TIMERO_COMPA_vect){
    phase += freq;
    sine_sample = wavetable[phase];
}
```

132kB 

$\gg 8\text{kB}$

(ATmega2560  
Memory)

# Digital Oscillators: 16-bit Phasor

Using sample rate  $f_s = 8\text{kHz}$

Synthesize  $f_0 = 220\text{Hz}$

Discrete Time     $x[n] = \sin(2\pi f_0 \frac{n}{f_s})$

## Floating Point

```
float fs = 8e3;
float phase = 0;
float freq = 220.0/fs * 2*M_PI;
float sine_sample;

ISR(TIMERO_COMPA_vect){
    phase += freq;
    if (phase > 2*M_PI)
        phase -= 2*M_PI;
    sine_sample = sinf(phase);
}
```

## Fixed Point

```
float fs = 8e3;
uint16_t phase = 0;
int16_t freq = 220.0/fs * 65535;
uint16_t wavetable[1024];
uint16_t sine_sample;

ISR(TIMERO_COMPA_vect){
    phase += freq;
    sine_sample = wavetable[phase >> 6];
}
```

2kB 

< 8kB

(ATmega2560  
Memory)

# Digital Oscillators: Sine Wave Table

Discrete Time     $x[n] = \sin(2\pi f_0 \frac{n}{f_s})$

## Initialization

```
#define TAB_LEN 1024
uint16_t wavetable[TAB_LEN];

void wavetable_init() {
    for (int i = 0; i < TAB_LEN; i++) {
        wavetable[i] = (1 + sinf(2*M_PI*i / (TAB_LEN-1))) * 32767.5;
    }
}
```

# Digital Oscillators: Frequency Control

Map a 7-bit control signal  $n$  to frequency range  $f_0 \in [0.2, 200] \text{ Hz}$

**Linear**

$$m = \frac{200 - 0.2}{127}$$

$$f[n] = 0.2 + m \cdot n$$

with  $n \in [0, 127]$

**Exponential**

$$c = \sqrt[127]{\frac{200}{0.2}}$$

$$f[n] = 0.2 \cdot c^n$$

with  $n \in [0, 127]$

# Digital Oscillators: Exponential Frequency Control

Map a R-bit control signal  $n$  to frequency range  $f_0 \in [f_{min}, f_{max}] \text{ Hz}$

$$c = \sqrt[2^R - 1]{\frac{f_{max}}{f_{min}}}$$

$$f[n] = f_{min} \cdot c^n$$

Precompute and  
use ADC reading  
for table lookup!

with  $n \in [0, 2^R - 1]$



# Digital Oscillators: Exponential Frequency Table

## Initialization


```
#define TAB_LEN 1024
uint16_t freqtable[TAB_LEN];

void freqtable_init(float f_min, float f_max) {
    float coeff = powf(f_max/f_min, 1.0/(TAB_LEN-1));
    float val = f_min;
    for (int i = 0; i < TAB_LEN; i++) {
        freqtable[i] = roundf(val * 65535.5);
        val *= coeff;
    }
}
```


# Port A



**AVR®**




# R-2R Ladder DAC



**E6 Values:** 1, 1.5, 2.2, 3.3, 4.7, 6.8

**E12 Values:** 1, 1.2, 1.5, 1.8, 2.2, 2.7, 3.3, 3.9, 4.7, 5.6, 6.8, 8.2


# R-2R Ladder DAC



$$V_{out} = \frac{PA7}{2}$$

# R-2R Ladder DAC


$$V_{TH} = \frac{PA6}{2}$$



$$V_{out} = \frac{PA7}{2} + ?$$

# R-2R Ladder DAC


$$V_{TH} = \frac{PA6}{2}$$



$$V_{out} = \frac{PA7}{2} + ?$$

# R-2R Ladder DAC


$$V_{TH} = \frac{PA6}{2}$$



$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4}$$

# R-2R Ladder DAC

$$V_{TH} = \frac{PA5}{2}$$




$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + ?$$

# R-2R Ladder DAC

$$V_{TH} = \frac{PA5}{2}$$


$$V_{TH} = \frac{PA5}{4}$$



$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + ?$$

# R-2R Ladder DAC


$$V_{TH} = \frac{PA5}{4}$$



$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + ?$$


# R-2R Ladder DAC

$$V_{TH} = \frac{PA5}{4}$$




$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + \frac{PA5}{8}$$

# R-2R Ladder DAC




$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + \frac{PA5}{8}$$

# R-2R Ladder DAC




$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + \frac{PA5}{8} + \frac{PA4}{16}$$

# R-2R Ladder DAC




$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + \frac{PA5}{8} + \frac{PA4}{16} + \frac{PA3}{32}$$

# R-2R Ladder DAC




$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + \frac{PA5}{8} + \frac{PA4}{16} + \frac{PA3}{32} + \frac{PA2}{64}$$

# R-2R Ladder DAC





$$V_{out} = \frac{PA7}{2} + \frac{PA6}{4} + \frac{PA5}{8} + \frac{PA4}{16} + \frac{PA3}{32} + \frac{PA2}{64} + \frac{PA1}{128}$$

# R-2R Ladder DAC




$$V_{out} = \frac{PA_7}{2} + \frac{PA_6}{4} + \frac{PA_5}{8} + \frac{PA_4}{16} + \frac{PA_3}{32} + \frac{PA_2}{64} + \frac{PA_1}{128} + \frac{PA_0}{256}$$


# PWM




**AVR®**



# Pulse Width Modulation




## 16.9.3: Timer 0 Count Value Register




**Fast PWM  
Mode**

- Nyquist criterion also applies to PWM, so we need to use 8-bit timers (0, 2) to get PWM rates well above our sample rate
- 16-bit timers (1, 3-5) can also use this mode, but resulting rates are too slow for audio synthesis


### 16.9.3: Timer 0 Count Value Register




## 16.9.4-5: Timer 0 Output Compare Registers



## 16.9.4-5: Timer 0 Output Compare Registers



## 16.9.1-2: Timer 0 Control Registers



- Control the behavior of the Timer's output pins (OCR0A, OCR0B)
- Different behavior for PWM than for non-PWM modes

- Normal, PWM, CTC, etc.

- Prescaler dividing system clock or external pin

# Timer 0 Control Registers: Waveform Generator Mode



Use Fast PWM  
for signal  
synthesis

Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	TOP	Update of OCR0x at	TOV Flag Set on <sup>(1)(2)</sup>
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	0	1	0	CTC	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
4	1	0	0	Reserved	-	-	-
5	1	0	1	PWM, Phase Correct	OCRA	TOP	BOTTOM
6	1	1	0	Reserved	-	-	-
7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP

# Timer 0 Control Registers: Compare Output Mode



	COM0A1	COM0A0	Description
	0	0	Normal port operation, OC0A disconnected
	0	1	WGM02 = 0: Normal Port Operation, OC0A Disconnected WGM02 = 1: Toggle OC0A on Compare Match
Use Non-Inverting Mode	1	0	Clear OC0A on Compare Match, set OC0A at BOTTOM (non-inverting mode)
	1	1	Set OC0A on Compare Match, clear OC0A at BOTTOM (inverting mode)

# Timer 0 Control Registers: Clock Select





$$f_{T0} = \frac{16MHz}{prescaler}$$


CA02	CA01	CS00	Description	$f_{T0} (f_{clk}=16MHz)$
0	0	0	No clock source (Timer/Counter stopped).	
0	0	1	clk <sub>I/O</sub> /1 (No prescaling)	16 MHz
0	1	0	clk <sub>I/O</sub> /8 (From prescaler)	2 MHz
0	1	1	clk <sub>I/O</sub> /64 (From prescaler)	250 kHz
1	0	0	clk <sub>I/O</sub> /256 (From prescaler)	62.5 kHz
1	0	1	clk <sub>I/O</sub> /1024 (From prescaler)	15.625 kHz

PWM Frequency = 16MHz / prescaler / 256


# DAC Summary



**AVR®**



# DAC Summary



Respect the Nyquist Criterion

- Only possible to synthesize or process frequencies below half the sample rate
- Attenuating  $f_s/2$  with low order filters means we attenuate much of the usable band in order to avoid aliasing
  - Improve with higher order filters -> sharper rolloff -> wider passband

Use Table Lookup and Integer Math


- The ATmega2560 does not have floating point hardware
- Synthesis on this processor can cover most of the audio band if it's done efficiently
  - Table lookups for sine wave and pre-computed frequency control save rendering cycles

Fast PWM:  
Timer 0,  
Timer 2

8-bit amplitude resolution at high PWM rates 16MHz/prescaler/256

Timer 1,  
Timer 3,  
Timer 4  
Timer 5

16-bit amplitude resolution at much lower PWM rates 16MHz/prescaler/65536



# Week 3 Deliverables

1. A **function generator** with the following features:
  - A. Sine wave output signal via fast PWM and reconstruction filter
    - *Use this signal to drive an LED + current limiting resistor*
  - B. Variable frequency from 0 to 30Hz using a potentiometer
    - *Use frequency table lookup*
  - C. A SCPI serial interface that sets the frequency with the command :SOURCE:FREQUENCY [Value in Hz]
    - *The knob should control the frequency until a SCPI command is received, which disables the knob until the Arduino is restarted*
2. A **video** of your system demonstrating features 1A, 1B, and 1C
3. A **report** detailing your system and justifying the following design choices:
  - A. The system's sample rate
  - B. The PWM frequency
  - C. The reconstruction filter's cutoff frequency

# Hint 1

Get deliverables 1A and 1B working first

- Use pieces of `dac_pwm.ino` and/or `adc_free_running.ino`, along with the code snippets for digital oscillators (Analog Output Video)

Sample rate = control rate?

- The output signal is periodic, but the input isn't
- Oversampling can be useful, but control signals can often be measured at much lower rates

Nyquist criterion applies to both sample rate and PWM rate

- DAC should be done with a timer in fast PWM mode
- `analogWrite()` default rate (470Hz) is too low
  - and single conversions limit

## Hint 2

In a separate Arduino sketch, adapt `mega_dmm.ino` (from Week 1) to respond to `:SOURCE:FREQUENCY [value in Hz]`, then remove any unneeded code

## Hint 3

Integrate the two after testing them separately

# ARDUINO MEGA PINOUT DIAGRAM

