
## Tai Duc Nguyen - ECEC471 - 10/03/2019

### Content


- Content
- Lab 1 Results
  - Schematic View
  - Layout View
  - Layout DRC verification results
  - Layout LVS verification results
  - DC sweep simulation plot
  - Chosen PMOS channel width
  - Final DC simulation for chosen PMOS channel width
  - Final transient simulation result
  - Timing information extracted from transient simulation

# Lab 1 Results


Schematic View




#### **Layout View**




Layout DRC verification results



### Layout LVS verification results




DC sweep simulation plot




#### Chosen PMOS channel width

Sweeping from 90nm -> 300nm (step = 10nm), The chosen PMOS channel width is 145nm (shown in Schematic View)

#### Final DC simulation for chosen PMOS channel width



Final transient simulation result



### Timing information extracted from transient simulation

Sim type	t_r	t_f	t_p
Front end sim	3.7015ns	1.932ns	0.026ns

Assuming the rise and fall times are usually measured between the 0% and 100% levels:

$$egin{aligned} t_r &= 53.7115 - 50.01 = 3.7015 ns \ t_f &= 201.932 - 200.00 = 1.932 ns \ t_{pdf} &= 500.032 - 500.005 = 0.027 ns \ t_{pdr} &= 650.04 - 650.015 = 0.025 ns \ t_p &= (t_{pdf} + t_{pdr})/2 = 0.026 ns \end{aligned}$$