

SWEEP rule on the KD-Toric code

March 15, 2026

1 The Turns Idea.

The main problem we have is that, for now, the history is defined only for configurations that, at time t , see a non-trivial syndrome. What we can do is imagine that at each turn we flip the bits according to a fixed order. We think of the basic time unit as a turn, and each real-time iteration contains tn^d turns. Now, if a bulk of bits A is flipped at time t , then there must be a turn $\tau \leq tn^d$ such that at that turn there was a configuration that has a history.

Now we would like to describe what the history of that configuration looks like, and we do that by connecting the turn τ to the closest $t'n^d$. The idea is that we can't ensure the shrinking lemma. Yet we can tell for sure that if there is expansion then its limited.

I have also the feeling that the shrinking works, and the idea goes as follow, assume that $v \in \Gamma^{(t-1)}$ gets the maximum of L_i either we stop before flipping a bit that is 'supported' on v or not, in the first case, we get that any u that is added by v' might has $L_i(u) = L_i(v') < L_i(v)$, in the second case we have already handled.

The turn machinery makes sense only in the finite case. Yet, we can back to the Tree Separator Section, and show that with probability

$$n^d \cdot tn^d q^n$$

We don't have a big trees which implies independence. Then we can show that with probability:

$$n^d t (n^d)^2 q^{\delta n}$$

There was no turn in which it had a configuration that was connected at the time, saw a syndrome, and had a side-length that behaved like $\Theta(n)$.

[COMMENT] The model has to be redefined again such it will be clear that outcomes are possible running of the system. Currently this can not be inferred.

Informally, a quantum circuit is a placement of a collection of quantum gates, taken from a finite set, in different space-time locations. Each space-time location, associated with a gate, encodes the time of the application and the qubits in the support of the gate. Formally

Definition 1.1 (Quantum Circuit). A space-time location l is a tuple that encodes in its first coordinate time, and in its second coordinate a subset of integers referring to a support of (q)bits. For a collection of quantum gates $\mathcal{G} = \{g: L(\mathcal{H}_2^{\otimes \Delta}) \rightarrow L(\mathcal{H}_2^{\otimes \Delta})\}$, and integers $w, d \in \mathbb{N}$ a quantum circuit C , with depth d and width w , is a collection of tuples $\{u_i = (g_i, l_i)\}$, where u_i are the gates of C and each u_i is composed of a gate $g_i \in \mathcal{G}$ and a space-time location $l_i \in \mathbb{Z}_d \times \mathbb{Z}_w^\Delta$. The gates of C have to satisfy the constraint that for every two gates with the same time coordinate, there cannot be a non-empty intersection in their space coordinate, namely for $u_i = (g_i, l_i), u_j = (g_j, l_j) \in C$, the equality $l_{i,1} = l_{j,1}$ implies $l_{i,2} \cap l_{j,2} = \emptyset$.

To define the running of a quantum circuit C on a given (mixed) quantum state, we will need to have the notion of the acyclic directed graph associated with C .

Definition 1.2 (Associated Computation DAG). Let $C = \{u_i\}$ be a quantum circuit with depth d and width w . We define the associated computation DAG of C , denoted by π_C , to be the acyclic directed graph $\pi_C = (\mathcal{U}, E)$ as follows:

1. The vertex set $\mathcal{U}$ is the gate set of C , namely $\mathcal{U} = \{u_i\}$.
2. For $u_i = (g_i, l_i), u_j = (g_j, l_j)$, There is an edge $\{u_i, u_j\} \in E$ if and only if:

$$j \in \arg \min_j \{l_{j,1} : l_{j,1} > l_{i,1} \text{ and } l_{j,2} \cap l_{i,2} \neq \emptyset\}$$

Note that there might be multiple indices that get the minimum, so the out degree might be greater than one.

Definition 1.3. Let ρ be a density matrix over w qubits, and let $C = \{u_i\}$ be a quantum circuit with depth d and width w . For any density matrix σ , quantum gate $g \in \mathcal{G}$, and location l , the application of the gate-location tuple (g, l) on σ , denoted by $(g, l) \circ \sigma$, is the application of g on σ where wires are ordered such that the first qubit in the input to g is $l_{2,1}$, the second is $l_{2,2}$, and so on. The result of the application of C on ρ , denoted by $C \circ \rho$, is given by iterative applications of the gates $\{u_i\}$ on ρ , according to a topological order induced by π_C .

We say that $\rho_1, \rho_2, \dots, \rho_k$ is a computation prefix if $\rho_1 = \rho$ and $\rho_{i+1} = u'_i \circ \rho_i$, where $\{u'_i\}$ is a prefix of a topological ordering of $\{u_i\}$. If $\{u'_i\}$ contains all the gates in $\{u_i\}$, then we call $\rho_1, \rho_2, \dots, \rho_k$ a running.

Definition 1.4 (Associated Computation DAG). Let $C = \{u_i\}$ be a quantum circuit with depth d and width w . For a set of fault locations $\mathcal{E} \subset [d] \times [w]$, we define the quantum circuit $C[\mathcal{E}] = \{u'_i\}$ to be the result of the following map:

$$u_i = (g_i, (l_{i,1}, l_{i,2})) \mapsto \begin{cases} (g_i, (2l_{i,1}, l_{i,2})) & u_i \in C \\ (g_i, (2l_{i,1}-1, l_{i,2})) & u_i \in \mathcal{E} \end{cases}$$

associated computation DAG of $(C, \mathcal{E})$ to be the acyclic directed graph $\pi[C, \mathcal{E}] = (\mathcal{U}, E)$ as follow:

1. The vertices set $\mathcal{U}$ equals $G[C] \cup \{N_{\text{loc}} : \text{loc} \in \mathcal{E}\}$, namely the union of the gates of C and the faults in $\mathcal{E}$.
- 2.

Definition 1.5 (Unfolded configuration). For a quantum circuit C , and a set of faults $\mathcal{E}$, Let $\pi[C, \mathcal{E}] = (\mathcal{U}, E)$ be their associated computation DAG. Let f For a running configuration $\omega \in \Omega$ we define the unfolded-configuration.

Claim 1.6. Let $\omega \in \Omega$ be an outcome,