

Shane Duffy

ECE-363 Lab 1

Supplemental Work

PART 2: Seq. Logic Design.


Step 1: DFF \rightarrow TODO: Output Log

Step 2: FSM DIAGRAM

SOME OUTPUT $z = \{b00, b01, b10, b11\}$

SOME INPUT $w = \{0, 1\}$

ASSUME ENABLE = 1; ...



↑ reset

		C D Q ₁ Q ₀			
		00	01	11	10
EN D A B	00			1	1
	01			1	1
	11	1	1	1	
	10			1	

STATE TABLE:

PS	NS			OUT
	en=0 d=x	en=1 d=0	en=1 d=1	
00	00	00	01	00
01	01	00	10	01
10	10	01	11	10
11	11	10	11	11
Q ₁ Q ₀	Q ₁ [*] Q ₀ [*]	Q ₁ [*] Q ₀ [*]	Q ₁ [*] Q ₀ [*]	Q ₁ [*] Q ₀ [*]

$$Q_1^* = A'C + ABC + ABC'D + AB'CD$$

$$Q_1^* = E'Q_1 + EDQ_1 + ABQ_1'Q_0 + ED'Q_1Q_0$$

		C D Q ₁ Q ₀			
		00	01	11	10
EN D A B	00		1	1	
	01		1	1	
	11	1	1	1	
	10				1

$$Q_0^* = A'D + AC'D' + ABC'D' + ABCD$$

$$Q_0^* = E'Q_0 + EQ_1'Q_0' + EDQ_1'Q_0' + EDQ_1Q_0$$

STATE TABLE:

PS	NS			OUT
	en=0 d=x	en=1 d=0	en=1 d=1	
00	00	00	01	00
01	01	00	10	01
10	10	01	11	10
11	11	10	11	11
Q_1, Q_0	Q_1^*, Q_0^*	Q_1^*, Q_0^*	Q_1^*, Q_0^*	O_1, O_0

$$O_1 = Q_1 //$$

$$O_2 = Q_2 //$$