EXERCISE 2 (Asynchronous FIFO)

Daniel Duggan

March 12th 2025

Contents

1	Intro	oduction	2
2	Task	c 1	2
3	Task	ς 2	3
	3.1	Logical Equations for Binary Code to Grey Code Conversion and Grey Code to Binary Code	
		Conversion	3
4	Task	x 3	5
	4.1	Test Results from Simulation	7
5	App	endix	10
	5.1	Async_FIFO.vhd	10
	5.2	FIFO_write_control.vhd	12
	5.3	FIFO_read_control.vhd	14
	5.4	write_pointer_sync.vhd	16
	5.5	read_pointer_sync.vhd	17
	5.6	Async_FIFO_tb.sv	18

1 Introduction

The purpose of this exercise is to design an asynchronous First In First Out (FIFO) as shown in figure 1. Such asynchronous FIFO's are typically used in designs that have a CDC i.e. were communication is required between sections of a design that run on different clock periods. This report details the implementation of an asynchronous FIFO that can be used in such circumstances as outlined in the exercise sheet found here (task 3). Furthermore, it answers the questions asked in task 2 and task 1. All code can be found on github at url: https://github.com/duggan9265/FPGA-Design-For-Communication-Systems/tree/master/Course_work/Ex_2_Async_Fifo




Figure 1: Block diagram of the asynchronous FIFO.

2 Task 1

Task 1 enquires as to why the circuit in figure 2 is insufficient for use in an asynchronous design. This circuitry is insufficient as the write pointer (wrptr), which is a multi-bit signal, can have propagation delays. As we have asynchronous sampling, a metastable state is more likely, as is partial or invalid data capture. The latter is shown in figure 3. It can be seen from this figure that the 3 bit wrptr has initial value (1 1 1). When it's clock goes high, this data changes to (0 0 0) i.e. 3 bits change. There is a propagation delay. When read clock (rd_clk) goes high, this propagation delay causes incorrect data to be captured. Instead of (0 0 0), (0 0 1) is captured instead. Thus data from an incorrect memory address may be read out. A metastable state would occur if the data change occurs on the same rising edge as the rd_clk i.e. violating setup or hold time requirements. Adding more flip-flops will not solve the fundamental issue of incorrect multi-bit sampling. Furthermore, it is only useful for reducing the probability of having metastable states when transferring *single* bits between clock domains, as opposed to




Figure 2: Circuitry that is insufficient to handle correct synchronisation in an asynchronous FIFO design.

multiple bits as is the case here. It is required to use a circuitry that involves a binary to grey code mapping as seen in figure 4.

3 Task 2

The correct synchronisation circuitry is given in figure 4. Here, binary to grey code and grey code to binary code is used. The reason this circuitry is a better design is the binary to grey code ensures that only one bit changes at a time when the pointer is incremented or decremented which reduces the likelihood of incorrect data capture and/or metastable states. This circuitry introduces a delay however, which is very important. The longer the delay, the larger ones FIFO must be in order to not fill the buffer too early and cause data loss. Typically, one would impose a timing constraint on this delay in order for the tools to sufficiently implement the design. However, due to the small size of the FIFO, this delay should not be an issue here.




Figure 4: Synchronisation circuit for the write pointer.

3.1 Logical Equations for Binary Code to Grey Code Conversion and Grey Code to Binary Code Conversion

The logical equation for binary to grey code conversion is

$$G_{n-1} = B_{n-1}$$
$$G_i = B_{i+1} \oplus B_i$$




Figure 3: Example as to how circuitry in figure 2 can lead to incorrect output

Here, the top equation states that the most significant bit is the same. The lower equation states that an XOR operation is conducted between bit i and bit i+1 up to n where n is the number of bits. For n=5 one has

$$G_4 = B_4$$

$$G_3 = B_4 \oplus B_3$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

$$G_0 = B_1 \oplus B_0$$

To do the reverse, and go from grey code to binary code, one uses:

$$B_{n-1} = G_{n-1}$$
$$B_i = G_i \oplus B_{i+1}$$

where the top equation states that the most significant bit is the same. For n=5, one has To do the reverse, and go from grey code to binary code, one uses:

$$B_4 = G_4$$

 $B_3 = G_3 \oplus B_4$
 $B_2 = G_2 \oplus B_3$
 $B_1 = G_1 \oplus B_2$
 $B_0 = G_0 \oplus B_1$

4 Task 3

For task 3, the block diagram in figure 1 is designed. A top level entity called Async_FIFO.vhd is created. This contains the external inputs RST, WCLK, RCLK, READ_ENABLE, WRITE_ENABLE, WRITE_DATA_IN and the external output READ_DATA_OUT. Instantiated within the top level are the entites for the read and write control (FIFO_read_control.vhd and FIFO_write_control.vhd respectively), the dual-port memory (blk_mem_gen_0 IP from AMD) and the read and write pointer synchronisation entities (read_pointer_sync.vhd and write_pointer_sync.vhd respectively.) Within the FIFO_write_control (FIFO_read_control) entity, the data is written (read) to the memory. Part of the synchronisation circuit in figure 4, namely that shown in figure 6 is coded within this entity, namely the binary code to grey code converter and first flip-flop.




Figure 5: Partial synchronisation circuit carried out inside FIFO_write_control. The corresponding circuit for the read control is carried out inside FIFO_read_control.

```
35
                  elsif rising_edge(WCLK) then
36
37
38
                      wr_ptr_grey_code(4) \leftarrow wr_ptr_sig(4); -- Binary code to grey code
                      wr_ptr_grey_code(3) <= wr_ptr_sig(4) xor (wr_ptr_sig(3));</pre>
39
40
                      wr_ptr_grey_code(2) <= wr_ptr_sig(3) xor (wr_ptr_sig(2));</pre>
                      41
                      wr\_ptr\_grey\_code(\emptyset) \ \ \ \ \ \ wr\_ptr\_sig(1) \ \ xor \ \ (wr\_ptr\_sig(\emptyset));
42
43
                      if WRITE\_ENABLE(0) = '1' and full\_sig = '0' then --don't write to full memory
44
                          wr_ptr_sig <= (wr_ptr_sig + 1); --unsigned so naturally wraps to 0
write_enable_sig <= (others => '1');
45
46
47
                          write_enable_sig <= (others => '0');
48
49
50
                     end if:
                     WPTR <= wr_ptr_grey_code; -- WPTR is now in grey code. Sent to write_pointer_sync for sync
51
52
                  end if;
53
          end process;
54
```

Figure 6: Code to create the partial synchronisation circuit carried out inside FIFO_write_control. The corresponding code for the read control is inside FIFO_read_control which can be viewed in the appendix.

The rest of the synchronisation circuit is contained within write_pointer_sync (read_pointer_sync). It's architecture is shown in figure 7

```
17
     architecture rtl of write pointer sync is
18
          signal wptr ff 1 : unsigned(4 downto 0);
          signal wptr ff 2 : unsigned(4 downto 0);
19
20
          signal grey2binary : unsigned(4 downto 0);
21
22
     begin
23
24
          second FF process : process (RCLK, RST)
25
          begin
              if rst = '0' then
26
                  WRITE_POINTER_SYNC <= (others => '0');
27
28
                  wptr_ff_1 <= (others => '0');
                  wptr_ff_2 <= (others => '0');
29
30
31
              elsif rising edge(RCLK) then
32
                 -- wptr_ff_0 <= WPTR;
33
                  wptr ff 1 <= WPTR;
34
                  wptr ff 2 <= wptr ff 1;
35
36
                  -- Grey code to binary code
37
                  grey2binary(4) <= wptr_ff_2(4);</pre>
38
                  grey2binary(3) <= wptr_ff_2(3) xor grey2binary(4);</pre>
39
                  grey2binary(2) <= wptr ff 2(2) xor grey2binary(3);</pre>
40
                  grey2binary(1) <= wptr ff 2(1) xor grey2binary(2);</pre>
41
                  grey2binary(0) <= wptr ff 2(0) xor grey2binary(1);</pre>
42
43
              end if;
44
             WRITE POINTER SYNC <= grey2binary;
45
          end process;
          --WRITE POINTER SYNC <= grey2binary;
46
47
     end architecture rtl;
```

Figure 7: Architecture of write_pointer_sync that completes the block diagram of figure 4 i.e. the synchronisation of the write pointer between clock domains. The corresponding code for the read pointer synchronisation is inside read_pointer_sync which can be viewed in the appendix.

4.1 Test Results from Simulation

The created entity Async_FIFO is tested in simulation using the Async_FIFO_tb.sv script. This script can be viewed in the appendix. The write operation and full flags are tested first. There are 19 data inputs for this test: 8'h11 (0), 8'h22 (1), 8'h33 (2), 8'h44 (3), 8'h55 (4), 8'h66 (5), 8'h77 (6), 8'h88 (7), 8'h99 (8), 8'haa (9), 8'hbb (10), 8'hcc (11), 8'hdd (12), 8'hee (13), 8'hff (14), 8'h01 (15), 8'h03 (16), 8'h05 (17), 8'h06 (18). As such, the last bit of data that should enter is 8'h01 (the 16th piece of data, as there are 16 memory locations in the memory. It is seen from figure 8 that this is the case. Data is read in to the correct memory address. When all 15 memory locations have been written to, and no data has been read, the FULL flag goes high as required. No more data is written to the memory.



Figure 8: Simulation showing data is read in correctly, FULL flag operates correctly, and data is not read in once FULL flag is set.

The read side however does not work as expected (figure 9). Firstly, although the read_pointer works as required (and the RD_ADDR is thus correct), the output from the dual-port memory is delayed by 2 clock cycles. It is seen that 0x11 is read out at address 0x2 instead of 0x0. The author is unable to explain the cause of this. Furthermore, the synchronised write pointer WPTR_SYNC also has an incorrect value. This means the design inside write_pointer_sync.vhd is incorrect. Its simulation output is shown in figure 10. As WPTR_SYNC is incorrect, the empty flag is thus incorrect. The RDPTR_SYNC signal also increments incorrectly. The author did not have enough time to fully debug either of these issues. This will be done, but not in time for this report. It is not immediately clear as to the reasons for any of these issues, thus likely causes are held in reserve.




Figure 9: Simulation showing the read control side of the design does not operate as required.




Figure 10: Simulation showing the syncronised write pointer circuitry does not operate as expected. WPTR is the input, which has undergone binary code to grey code conversion. WRITE_PO...NC = WRITE_POINTER_SYNC is the write pointer that has gone through two flip flops with the read side clock as the clock input, and through grey code to binary code conversion. It's output in decimal is 1, 2, 3, 5, 7, 6... which is clearly incorrect. The WRITE_POINTER_SYNC shows similar behaviour.

5 Appendix

5.1 Async_FIFO.vhd

```
1 -- vhdl-linter-disable type-resolved component. component
 library IEEE;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  -- LIBRARY blk_mem_gen_v8_4_7;
  -- USE blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7;
   entity Async_FIFO is
       port (
           RST_top : in std_logic;
           WCLK_top : in std_logic;
11
           RCLK_top : in std_logic;
12
           WRITE_ENABLE_TOP : in std_logic_vector(0 downto 0);
13
           READ_ENABLE_TOP : in std_logic_vector(0 downto 0);
14
           FULL_top : out std_logic; --output if memory is full
15
           EMPTY_top : out std_logic; -- output if memory is empty
           WRITE_DATA_IN_top : in std_logic_vector(7 downto 0);
           WRITE_DATA_OUT_top : out std_logic_vector(7 downto 0)
       );
   end entity;
20
21
   architecture rtl of Async_FIFO is
22
23
       -- Declare the component
24
       COMPONENT blk_mem_gen_0
25
           PORT (
               clka
                      : IN std_logic;
                      : IN std_logic_vector(0 DOWNTO 0);
28
               addra : IN std_logic_vector(3 DOWNTO 0);
29
               dina
                      : IN std_logic_vector(7 DOWNTO 0);
30
                      : IN std_logic;
               clkb
31
               enb
                     : IN std_logic;
32
               addrb : IN std_logic_vector(3 DOWNTO 0);
33
               doutb : OUT std_logic_vector(7 DOWNTO 0)
34
           );
       END COMPONENT;
37
       -- FIFO_WRITE_CONTROL SIGNALS.
38
       signal wen_sig : std_logic_vector(0 downto 0); -- write enable from
39
          FIFO_WRITE_Control
        --write address from FIFO_WRITE_Control
40
```

```
signal wr_pointer_sig : unsigned(4 downto 0); --write address from
41
          FIFO_WRITE_Control are bits (3 downto 0)
       signal wr_addr_a : unsigned(3 downto 0);
42
       signal wr_pointer_sync : unsigned(4 downto 0);
44
       --FIFO_READ_CONTROL SIGNALS.
       signal ren_sig : std_logic; -- write enable from FIFO_READ_CONTROL
       signal rd_pointer_sig : unsigned(4 downto 0);
47
       signal rd_addr_b : unsigned(3 downto 0);
48
       signal rd_pointer_sync : unsigned(4 downto 0);
49
50
  begin
51
52
       Fifo_write_control_inst : entity work.FIFO_write_control
53
       port map(
54
           WCLK => WCLK_top,
55
           RST => RST_top,
56
           WRITE_ENABLE => WRITE_ENABLE_TOP,
57
           RPTR_SYNC => rd_pointer_sync, --Input from Read_pointer_sync.
58
              Synchronised read pointer.
           FULL => FULL_top,
59
           WPTR => wr_pointer_sig, --Write pointer goes to the sync
           WEN => wen_sig, -- goes to block_mem via sig wen_sig in async_FIF0
           WADDR => wr_addr_a -- Output to addra of Memory (Write Address).
62
63
       );
64
65
       Dual_port_memory_inst : blk_mem_gen_0 -- vhdl-linter-disable-line not-
66
          declared
67
       port map(
           clka => WCLK_top,
           wea => wen_sig, -- write enable from FIFO_WRITE_Control
           addra => std_logic_vector(wr_addr_a), -- write address from
71
              FIFO_WRITE_Control
           dina => WRITE_DATA_IN_top,
72
           clkb => RCLK_top,
73
           enb => ren_sig, -- write enable from FIFO_READ_CONTROL
74
           addrb => std_logic_vector(rd_addr_b), --read address from
75
              FIFO_READ_CONTROL
           doutb => WRITE_DATA_OUT_top
       );
       Fifo_read_control_inst : entity work.FIFO_read_control -- vhdl-linter-
          disable-line not-declared
```

```
port map(
80
           RCLK => RCLK_top,
81
           RST => RST_top,
82
           READ_ENABLE => READ_ENABLE_TOP, -- read enable from TOP
           REN => ren_sig, -- write enable to BLOCK_MEM
           WPTR_SYNC => wr_pointer_sync, -- Input sig from WRITE_POINTER_SYNC.
85
               To determine occupancy and empty/full.
           EMPTY => EMPTY_top, -- Output sig. Goes to TOP
86
           RPTR => rd_pointer_sig, -- output sig to Read_pointer_sync entity.
87
               Signal to be synchronised with wr_pointer_sig
           RADDR => rd_addr_b -- Output sig to Dual port memory. Read address.
88
89
       );
90
92
       Write_pointer_sync_inst : entity work.write_pointer_sync
       port map(
93
                RCLK => RCLK_top,
94
                --WCLK => WCLK_top,
95
                RST => RST_top,
96
                WPTR => wr_pointer_sig,
97
                WRITE_POINTER_SYNC => wr_pointer_sync
98
       );
100
       Read_pointer_sync_inst : entity work.read_pointer_sync
101
       port map(
102
                -- RCLK => RCLK_top,
103
                WCLK => WCLK_top,
104
                RST => RST_top,
105
                RPTR => rd_pointer_sig, -- input from FIFO_read_control.
106
                READ_POINTER_SYNC => rd_pointer_sync -- Output to
107
                   FIFO_write_control. Synchronised read_pointer.
       );
   end architecture rtl;
```

5.2 FIFO_write_control.vhd

```
1 -- vhdl-linter-disable type-resolved
2 library ieee;
3 use ieee.std_logic_1164.all;
4 use ieee.numeric_std.all;
5
6 entity FIFO_WRITE_CONTROL is
7 port (
```

```
WCLK : in std_logic;
8
           RST : in std_logic;
           WRITE_ENABLE : in std_logic_vector(0 downto 0);
10
           RPTR_SYNC : in unsigned(4 downto 0); --rd pointer that comes from
11
               the sync
           FULL : out std_logic;
           WPTR : out unsigned(4 downto 0); --Write pointer goes to the sync i.
13
               e. grey-coded
           WEN : out std_logic_vector(0 downto 0); -- goes to block_mem via sig
14
                wen_sig in async_FIFO
           WADDR : out unsigned(3 downto 0) -- write address. Goes to block_mem
15
                via signal waddr_sig in async_FIFO
       );
16
   end entity;
17
18
   architecture rtl of FIFO_WRITE_CONTROL is
19
20
       signal wr_ptr_grey_code : unsigned(4 downto 0);
21
       signal wr_ptr_sig : unsigned(4 downto 0);
22
       signal full_sig : std_logic;
23
       signal write_enable_sig : std_logic_vector(0 downto 0);
24
       signal wr_ptr_sig_delay : unsigned(4 downto 0);
25
26
   begin
27
28
       write_control_process : process (WCLK,RST) --asyn reset
29
       begin
30
                if RST = '0' then --reset active low
31
                    wr_ptr_grey_code <= (others => '0');
32
                    write_enable_sig <= (others => '0');
33
                    wr_ptr_sig <= (others => '0');
                    wr_ptr_sig_delay <= (others => '0');
37
38
                elsif rising_edge(WCLK) then
39
40
                    wr_ptr_grey_code(4) <= wr_ptr_sig(4); -- Binary code to grey</pre>
41
                    wr_ptr_grey_code(3) <= wr_ptr_sig(4) xor (wr_ptr_sig(3));</pre>
42
                    wr_ptr_grey_code(2) <= wr_ptr_sig(3) xor (wr_ptr_sig(2));</pre>
                    wr_ptr_grey_code(1) <= wr_ptr_sig(2) xor (wr_ptr_sig(1));</pre>
45
                    wr_ptr_grey_code(0) <= wr_ptr_sig(1) xor (wr_ptr_sig(0));</pre>
```

46

```
if WRITE_ENABLE(0) = '1' and full_sig = '0' then --don't
47
                       write to full memory
                        wr_ptr_sig_delay <= (wr_ptr_sig_delay + 1);</pre>
48
                        wr_ptr_sig <= wr_ptr_sig_delay; --unsigned so naturally</pre>
                           wraps to 0
                        write_enable_sig <= (others => '1');
                    else
                        write_enable_sig <= (others => '0');
52
53
                   end if;
54
                   WPTR <= wr_ptr_grey_code; -- WPTR is now in grey code. Sent
55
                      to write_pointer_sync for sync
               end if;
       end process;
57
       full_sig <= '1' when (wr_ptr_sig - RPTR_SYNC = 15) else '0';
59
60
61
       --WPTR <= wr_ptr_grey_code; -- WPTR is now in grey code. Sent to
62
          write_pointer_sync for sync
       FULL <= full_sig;</pre>
63
       WADDR <= (wr_ptr_sig(3 downto 0)); -- sent to the Dual-port memory
64
       WEN <= write_enable_sig; --sent to the Dual-port memory
  end architecture rtl;
```

5.3 FIFO read control.vhd

```
1 -- vhdl-linter-disable type-resolved
2 library ieee;
3 use ieee.std_logic_1164.all;
4 use ieee.numeric_std.all;
  entity FIFO_READ_CONTROL is
      port (
          RCLK : in std_logic;
          RST : in std_logic;
          READ_ENABLE : in std_logic_vector(0 downto 0);
10
          WPTR_SYNC : in unsigned(4 downto 0); --wp pointer that comes from
11
              the sync
          EMPTY : out std_logic;
12
          RPTR : out unsigned(4 downto 0); --Write pointer goes to the sync i.
13
              e. grey-coded
          REN : out std_logic; -- goes to block_mem via sig wen_sig in
14
              async_FIF0
```

```
RADDR : out unsigned(3 downto 0) -- write address. Goes to block_mem
15
                via signal waddr_sig in async_FIFO
       );
16
17
   end entity;
   architecture rtl of FIFO_READ_CONTROL is
20
       signal rd_ptr_grey_code : unsigned(4 downto 0);
21
       signal rd_ptr_sig : unsigned(4 downto 0);
22
       signal rd_ptr_sig_delay: unsigned(4 downto 0);
23
       signal rd_ptr_sig2 : unsigned(4 downto 0);
24
       signal empty_sig : std_logic;
25
       signal rd_enable_out : std_logic;
26
27
28
   begin
29
       FIFO_read_control_process : process (RCLK, RST) --asyn reset
30
       begin
31
           if RST = '0' then --reset active low
32
                --RPTR <= (others => '0');
33
                rd_ptr_grey_code <= (others => '0'); -- this gives multiple load
34
                   error
                rd_enable_out <= '0';
35
                rd_ptr_sig <= (others => '0'); --this gives multiple load error
36
                rd_ptr_sig_delay <= (others => '0');
37
                rd_ptr_sig2 <= (others => '0');
38
39
40
           elsif rising_edge(RCLK) then
41
42
                rd_ptr_grey_code(4) <= rd_ptr_sig(4); -- Binary code to grey
                   code
                rd_ptr_grey_code(3) <= rd_ptr_sig(4) xor (rd_ptr_sig(3));</pre>
                rd_ptr_grey_code(2) <= rd_ptr_sig(3) xor (rd_ptr_sig(2));</pre>
45
                rd_ptr_grey_code(1) <= rd_ptr_sig(2) xor (rd_ptr_sig(1));
46
                rd_ptr_grey_code(0) <= rd_ptr_sig(1) xor (rd_ptr_sig(0));</pre>
47
48
                if READ_ENABLE(0) = '1' and empty_sig = '0' then --don't read
49
                   from empty memory
                    rd_ptr_sig_delay <= (rd_ptr_sig_delay + 1); --unsigned so</pre>
50
                       naturally wraps to 0
                    rd_ptr_sig <= rd_ptr_sig_delay;
51
                    --rd_ptr_sig <= rd_ptr_sig2;</pre>
                    rd_enable_out <= '1';
53
                else
54
```

```
rd_enable_out <= '0';
55
                 end if;
56
57
            end if;
        end process;
61
        empty_sig <= '1' when (rd_ptr_sig_delay = WPTR_SYNC) else '0'; --Check</pre>
62
           if empty or not. Uses synced wr_ptr which has 5 cc delay
       RADDR <= (rd_ptr_sig(3 downto 0));</pre>
63
       RPTR <= rd_ptr_grey_code; -- RPTR is now in grey code.</pre>
64
       EMPTY <= empty_sig;</pre>
65
       REN <= rd_enable_out;</pre>
   end architecture rtl;
```

5.4 write_pointer_sync.vhd

```
1 -- vhdl-linter-disable type-resolved
2 library IEEE;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  entity write_pointer_sync is
       port (
           RCLK : in std_logic;
           --WCLK : in std_logic;
           RST : in std_logic;
           WPTR : in unsigned(4 downto 0);
11
           WRITE_POINTER_SYNC : out unsigned(4 downto 0)
13
       );
14
   end entity;
15
16
   architecture rtl of write_pointer_sync is
17
       signal wptr_ff_1 : unsigned(4 downto 0);
18
       signal wptr_ff_2 : unsigned(4 downto 0);
       signal grey2binary : unsigned(4 downto 0);
20
21
   begin
22
23
       second_FF_process : process (RCLK, RST)
24
       begin
25
           if rst = '0' then
26
               WRITE_POINTER_SYNC <= (others => '0');
27
```

```
wptr_ff_1 <= (others => '0');
28
                 wptr_ff_2 <= (others => '0');
29
30
31
            elsif rising_edge(RCLK) then
32
                -- wptr_ff_0 <= WPTR;</pre>
                 wptr_ff_1 <= WPTR;</pre>
                 wptr_ff_2 <= wptr_ff_1;</pre>
35
36
                 -- Grey code to binary code
37
                 grey2binary(4) <= wptr_ff_2(4);</pre>
38
                 grey2binary(3) <= wptr_ff_2(3) xor grey2binary(4);</pre>
39
                 grey2binary(2) <= wptr_ff_2(2) xor grey2binary(3);</pre>
                 grey2binary(1) <= wptr_ff_2(1) xor grey2binary(2);</pre>
41
                 grey2binary(0) <= wptr_ff_2(0) xor grey2binary(1);</pre>
            end if:
43
           WRITE_POINTER_SYNC <= grey2binary;</pre>
44
        end process;
45
        --WRITE_POINTER_SYNC <= grey2binary;
46
  end architecture rtl;
```

5.5 read_pointer_sync.vhd

```
1 -- vhdl-linter-disable type-resolved
2 library IEEE;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  entity read_pointer_sync is
      port (
           -- RCLK : in std_logic;
           WCLK : in std_logic;
           RST : in std_logic;
10
           RPTR : in unsigned(4 downto 0);
11
           READ_POINTER_SYNC : out unsigned(4 downto 0)
12
       );
  end entity;
14
15
  architecture rtl of read_pointer_sync is
16
       signal rptr_ff_1 : unsigned(4 downto 0);
17
       signal rptr_ff_2 : unsigned(4 downto 0);
18
       signal grey2binary : unsigned(4 downto 0);
19
20
  begin
```

```
second_FF_process : process (WCLK,RST)
22
       begin
23
           if RST = '0' then
24
                READ_POINTER_SYNC <= (others => '0');
                rptr_ff_1 <= (others => '0');
                rptr_ff_2 <= (others => '0');
                elsif rising_edge(WCLK) then
29
30
                rptr_ff_1 <= RPTR;</pre>
31
                rptr_ff_2 <= rptr_ff_1;</pre>
32
33
                -- MSB of binary is the same as MSB of gray code
34
                grey2binary(4) <= rptr_ff_2(4);</pre>
                -- Other bits of binary are the XOR of corresponding gray code
                    and previous binary bit
                grey2binary(3) <= rptr_ff_2(3) xor grey2binary(4);</pre>
37
                grey2binary(2) <= rptr_ff_2(2) xor grey2binary(3);</pre>
38
                grey2binary(1) <= rptr_ff_2(1) xor grey2binary(2);</pre>
39
                grey2binary(0) <= rptr_ff_2(0) xor grey2binary(1);</pre>
40
           end if;
41
           READ_POINTER_SYNC <= grey2binary; -- Needs to be inside process so
42
               it happens on rising_edge of clock!
       end process;
      --READ_POINTER_SYNC <= grey2binary;
  end architecture rtl;
```

5.6 Async_FIFO_tb.sv

```
1  // Testbench for Async_FIFO
2  module Async_FIFO_tb;
3
4  // Signals
5  logic RST_top;
6  logic WCLK_top;
7  logic RCLK_top;
8  logic [0:0] WRITE_ENABLE_TOP;
9  logic [0:0] READ_ENABLE_TOP;
10  logic FULL_top;
11  logic EMPTY_top;
12  logic [7:0] WRITE_DATA_IN_top;
13  logic [7:0] WRITE_DATA_OUT_top;
14
15  // Clock periods
```

```
parameter CLK_PERIOD_WR = 10; // Write clock period (e.g., 100MHz)
  parameter CLK_PERIOD_RD = 12; // Read clock period (e.g., 66.6MHz)
  // FIFO instance
  Async_FIFO uut (
       .RST_top(RST_top),
21
       .WCLK_top(WCLK_top),
22
       .RCLK_top(RCLK_top),
23
       .WRITE_ENABLE_TOP(WRITE_ENABLE_TOP),
24
       .READ_ENABLE_TOP(READ_ENABLE_TOP),
25
       .FULL_top(FULL_top),
26
       .EMPTY_top(EMPTY_top),
27
       .WRITE_DATA_IN_top(WRITE_DATA_IN_top),
       .WRITE_DATA_OUT_top(WRITE_DATA_OUT_top)
30
  );
31
  // Clock Generation
  always #(CLK_PERIOD_WR/2) WCLK_top = ~WCLK_top;
  always #(CLK_PERIOD_RD/2) RCLK_top = ~RCLK_top;
35
  // Predefined data array
  logic [7:0] predefined_data [0:18] = {}^{1}{}
       8'h11, 8'h22, 8'h33, 8'h44, 8'h55, 8'h66, 8'h77, 8'h88,
       8'h99, 8'haa, 8'hbb, 8'hcc, 8'hdd, 8'hee, 8'hff, 8'h01,
39
       8'h03, 8'h05, 8'h06
  };
41
42
  // Queue for verification
  logic [7:0] fifo_queue [$];
45
  initial begin
       // Initialize
47
       WCLK\_top = 0;
       RCLK_top = 0;
49
       RST_top = 0; //reset active low
50
       WRITE_ENABLE_TOP = 0;
51
       READ_ENABLE_TOP = 0;
52
       //WRITE_DATA_IN_top = 8'h00;
53
54
       // Apply Reset
55
       #(5*CLK_PERIOD_WR);
       RST_top = 1;
57
       #(5*CLK_PERIOD_WR);
58
59
       // Write to FIFO
60
```

```
for (int i = 0; i < 19; i++) begin</pre>
61
            @(posedge WCLK_top);
62
            if (!FULL_top) begin
63
                 WRITE_ENABLE_TOP = 1;
                 //#5;
                 WRITE_DATA_IN_top = predefined_data[i];
                 fifo_queue.push_back(predefined_data[i]); // Store for
67
                     verification
                 $display("Written: \( \) \%h", predefined_data[i]);
68
            end else begin
69
                 WRITE_ENABLE_TOP = 0;
70
            end
71
        end
72
73
        WRITE_ENABLE_TOP = 0;
74
        // Small delay before reading
75
        #(5*CLK_PERIOD_WR);
76
77
        // Read from FIFO
78
        for (int i = 0; i < 20; i++) begin</pre>
79
            @(posedge RCLK_top);
80
            if (!EMPTY_top) begin
81
                 READ_ENABLE_TOP = 1;
82
                 //#7;
83
                 //@(posedge RCLK_top); // Wait for data to be valid
84
                 if (fifo_queue.size() > 0) begin
85
                      automatic logic [7:0] expected_value = fifo_queue.pop_front
86
                      display("Read_Data:_{\square}h,_{\square}Expected:_{\square}h,_{\square}Match:_{\square}s",
87
                                WRITE_DATA_OUT_top, expected_value,
                                 (WRITE_DATA_OUT_top == expected_value) ? "YES" : "
                                    NO");
                 end
            end else begin
91
                 READ_ENABLE_TOP = 0;
92
            end
93
        end
94
        READ_ENABLE_TOP = 0;
95
96
        // End Simulation
97
        #(20*CLK_PERIOD_WR);
        $stop;
100
   end
101
   endmodule
```

102