

EXERCISE 2 (Asynchronous FIFO)

Daniel Duggan

March 12th 2025

Contents

1	Introduction	2
2	Task 1	2
3	Task 2	3
3.1	Logical Equations for Binary Code to Grey Code Conversion and Grey Code to Binary Code Conversion	3
4	Task 3	5
4.1	Test Results from Simulation	7
5	Appendix	10
5.1	Async_FIFO.vhd	10
5.2	FIFO_write_control.vhd	12
5.3	FIFO_read_control.vhd	14
5.4	write_pointer_sync.vhd	16
5.5	read_pointer_sync.vhd	17
5.6	Async_FIFO_tb.sv	18

1 Introduction

The purpose of this exercise is to design an asynchronous First In First Out (FIFO) as shown in figure 1. Such asynchronous FIFO's are typically used in designs that have a CDC i.e. where communication is required between sections of a design that run on different clock periods. This report details the implementation of an asynchronous FIFO that can be used in such circumstances as outlined in the exercise sheet found here (task 3). Furthermore, it answers the questions asked in task 2 and task 1. All code can be found on github at url: https://github.com/duggan9265/FPGA-Design-For-Communication-Systems/tree/master/Course_work/Ex_2_Async_Fifo




Figure 1: Block diagram of the asynchronous FIFO.

2 Task 1

Task 1 enquires as to why the circuit in figure 2 is insufficient for use in an asynchronous design. This circuitry is insufficient as the write pointer (wrptr), which is a multi-bit signal, can have propagation delays. As we have asynchronous sampling, a metastable state is more likely, as is partial or invalid data capture. The latter is shown in figure 3. It can be seen from this figure that the 3 bit wrptr has initial value (1 1 1). When it's clock goes high, this data changes to (0 0 0) i.e. 3 bits change. There is a propagation delay. When read clock (rd_clk) goes high, this propagation delay causes incorrect data to be captured. Instead of (0 0 0), (0 0 1) is captured instead. Thus data from an incorrect memory address may be read out. A metastable state would occur if the data change occurs on the same rising edge as the rd_clk i.e. violating setup or hold time requirements. Adding more flip-flops will not solve the fundamental issue of incorrect multi-bit sampling. Furthermore, it is only useful for reducing the probability of having metastable states when transferring *single* bits between clock domains, as opposed to




Figure 2: Circuitry that is insufficient to handle correct synchronisation in an asynchronous FIFO design.

multiple bits as is the case here. It is required to use a circuitry that involves a binary to grey code mapping as seen in figure 4.

3 Task 2

The correct synchronisation circuitry is given in figure 4. Here, binary to grey code and grey code to binary code is used. The reason this circuitry is a better design is the binary to grey code ensures that only one bit changes at a time when the pointer is incremented or decremented which reduces the likelihood of incorrect data capture and/or metastable states. This circuitry introduces a delay however, which is very important. The longer the delay, the larger the FIFO must be in order to not fill the buffer too early and cause data loss. Typically, one would impose a timing constraint on this delay in order for the tools to sufficiently implement the design. However, due to the small size of the FIFO, this delay should not be an issue here.




Figure 4: Synchronisation circuit for the write pointer.

3.1 Logical Equations for Binary Code to Grey Code Conversion and Grey Code to Binary Code Conversion

The logical equation for binary to grey code conversion is

$$G_{n-1} = B_{n-1}$$

$$G_i = B_{i+1} \oplus B_i$$




Figure 3: Example as to how circuitry in figure 2 can lead to incorrect output

Here, the top equation states that the most significant bit is the same. The lower equation states that an XOR operation is conducted between bit i and bit $i+1$ up to n where n is the number of bits. For $n=5$ one has

$$G_4 = B_4$$

$$G_3 = B_4 \oplus B_3$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

$$G_0 = B_1 \oplus B_0$$

To do the reverse, and go from grey code to binary code, one uses:

$$B_{n-1} = G_{n-1}$$

$$B_i = G_i \oplus B_{i+1}$$

where the top equation states that the most significant bit is the same. For $n=5$, one has To do the reverse, and go from grey code to binary code, one uses:

$$B_4 = G_4$$

$$B_3 = G_3 \oplus B_4$$

$$B_2 = G_2 \oplus B_3$$

$$B_1 = G_1 \oplus B_2$$

$$B_0 = G_0 \oplus B_1$$

4 Task 3

For task 3, the block diagram in figure 1 is designed. A top level entity called Async_FIFO.vhd is created. This contains the external inputs RST, WCLK, RCLK, READ_ENABLE, WRITE_ENABLE, WRITE_DATA_IN and the external output READ_DATA_OUT. Instantiated within the top level are the entities for the read and write control (FIFO_read_control.vhd and FIFO_write_control.vhd respectively), the dual-port memory (blk_mem_gen_0 IP from AMD) and the read and write pointer synchronisation entities (read_pointer_sync.vhd and write_pointer_sync.vhd respectively.) Within the FIFO_write_control (FIFO_read_control) entity, the data is written (read) to the memory. Part of the synchronisation circuit in figure 4, namely that shown in figure 6 is coded within this entity, namely the binary code to grey code converter and first flip-flop.




Figure 5: Partial synchronisation circuit carried out inside FIFO_write_control. The corresponding circuit for the read control is carried out inside FIFO_read_control.

```

35
36
37
38     wr_ptr_grey_code(4) <= wr_ptr_sig(4); -- Binary code to grey code
39     wr_ptr_grey_code(3) <= wr_ptr_sig(4) xor (wr_ptr_sig(3));
40     wr_ptr_grey_code(2) <= wr_ptr_sig(3) xor (wr_ptr_sig(2));
41     wr_ptr_grey_code(1) <= wr_ptr_sig(2) xor (wr_ptr_sig(1));
42     wr_ptr_grey_code(0) <= wr_ptr_sig(1) xor (wr_ptr_sig(0));
43
44     if WRITE_ENABLE(0) = '1' and full_sig = '0' then --don't write to full memory
45         wr_ptr_sig <= (wr_ptr_sig + 1); --unsigned so naturally wraps to 0
46         write_enable_sig <= (others => '1');
47     else
48         write_enable_sig <= (others => '0');
49
50     end if;
51     WPTR <= wr_ptr_grey_code; -- WPTR is now in grey code. Sent to write_pointer_sync for sync
52 end if;
53 end process;
54

```

Figure 6: Code to create the partial synchronisation circuit carried out inside FIFO_write_control. The corresponding code for the read control is inside FIFO_read_control which can be viewed in the appendix.

The rest of the synchronisation circuit is contained within write_pointer_sync (read_pointer_sync). It's architecture is shown in figure 7

```

17 architecture rtl of write_pointer_sync is
18     signal wptr_ff_1 : unsigned(4 downto 0);
19     signal wptr_ff_2 : unsigned(4 downto 0);
20     signal grey2binary : unsigned(4 downto 0);
21
22 begin
23
24     second_FF_process : process (RCLK, RST)
25     begin
26         if rst = '0' then
27             WRITE_POINTER_SYNC <= (others => '0');
28             wptr_ff_1 <= (others => '0');
29             wptr_ff_2 <= (others => '0');
30
31         elsif rising_edge(RCLK) then
32             -- wptr_ff_0 <= WPTR;
33             wptr_ff_1 <= WPTR;
34             wptr_ff_2 <= wptr_ff_1;
35
36             -- Grey code to binary code
37             grey2binary(4) <= wptr_ff_2(4);
38             grey2binary(3) <= wptr_ff_2(3) xor grey2binary(4);
39             grey2binary(2) <= wptr_ff_2(2) xor grey2binary(3);
40             grey2binary(1) <= wptr_ff_2(1) xor grey2binary(2);
41             grey2binary(0) <= wptr_ff_2(0) xor grey2binary(1);
42         end if;
43         WRITE_POINTER_SYNC <= grey2binary;
44     end process;
45     --WRITE_POINTER_SYNC <= grey2binary;
46 end architecture rtl;

```

Figure 7: Architecture of write_pointer_sync that completes the block diagram of figure 4 i.e. the synchronisation of the write pointer between clock domains. The corresponding code for the read pointer synchronisation is inside read_pointer_sync which can be viewed in the appendix.

4.1 Test Results from Simulation

The created entity Async_FIFO is tested in simulation using the Async_FIFO_tb.sv script. This script can be viewed in the appendix. The write operation and full flags are tested first. There are 19 data inputs for this test: 8'h11 (0), 8'h22 (1), 8'h33 (2), 8'h44 (3), 8'h55 (4), 8'h66 (5), 8'h77 (6), 8'h88 (7), 8'h99 (8), 8'haa (9), 8'hbb (10), 8'hcc (11), 8'hdd (12), 8'hee (13), 8'hff (14), 8'h01 (15), 8'h03 (16), 8'h05 (17), 8'h06 (18). As such, the last bit of data that should enter is 8'h01 (the 16th piece of data, as there are 16 memory locations in the memory). It is seen from figure 8 that this is the case. Data is read in to the correct memory address. When all 15 memory locations have been written to, and no data has been read, the FULL flag goes high as required. No more data is written to the memory.




Figure 8: Simulation showing data is read in correctly, FULL flag operates correctly, and data is not read in once FULL flag is set.

The read side however does not work as expected (figure 9). Firstly, although the read_pointer works as required (and the RD_ADDR is thus correct), the output from the dual-port memory is delayed by 2 clock cycles. It is seen that 0x11 is read out at address 0x2 instead of 0x0. The author is unable to explain the cause of this. Furthermore, the synchronised write pointer WPTR_SYNC also has an incorrect value. This means the design inside write_pointer_sync.vhd is incorrect. Its simulation output is shown in figure 10. As WPTR_SYNC is incorrect, the empty flag is thus incorrect. The RDPTR_SYNC signal also increments incorrectly. The author did not have enough time to fully debug either of these issues. This will be done, but not in time for this report. It is not immediately clear as to the reasons for any of these issues, thus likely causes are held in reserve.

5 Appendix

5.1 Async_FIFO.vhd

```
1  -- vhd1-linter-disable type-resolved component. component
2  library IEEE;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  -- LIBRARY blk_mem_gen_v8_4_7;
6  -- USE blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7;
7
8  entity Async_FIFO is
9      port (
10         RST_top : in std_logic;
11         WCLK_top : in std_logic;
12         RCLK_top : in std_logic;
13         WRITE_ENABLE_TOP : in std_logic_vector(0 downto 0);
14         READ_ENABLE_TOP : in std_logic_vector(0 downto 0);
15         FULL_top : out std_logic; --output if memory is full
16         EMPTY_top : out std_logic; -- output if memory is empty
17         WRITE_DATA_IN_top : in std_logic_vector(7 downto 0);
18         WRITE_DATA_OUT_top : out std_logic_vector(7 downto 0)
19     );
20 end entity;
21
22 architecture rtl of Async_FIFO is
23
24     -- Declare the component
25     COMPONENT blk_mem_gen_0
26         PORT (
27             clka    : IN std_logic;
28             wea     : IN std_logic_vector(0 DOWNT0 0);
29             addra   : IN std_logic_vector(3 DOWNT0 0);
30             dina    : IN std_logic_vector(7 DOWNT0 0);
31             clk_b   : IN std_logic;
32             enb     : IN std_logic;
33             addr_b  : IN std_logic_vector(3 DOWNT0 0);
34             dout_b  : OUT std_logic_vector(7 DOWNT0 0)
35         );
36     END COMPONENT;
37
38     -- FIFO_WRITE_CONTROL SIGNALS.
39     signal wen_sig : std_logic_vector(0 downto 0); -- write enable from
40         FIFO_WRITE_Control
41         --write address from FIFO_WRITE_Control
```

```

41     signal wr_pointer_sig : unsigned(4 downto 0); --write address from
        FIFO_WRITE_Control are bits (3 downto 0)
42     signal wr_addr_a : unsigned(3 downto 0);
43     signal wr_pointer_sync : unsigned(4 downto 0);
44
45     --FIFO_READ_CONTROL SIGNALS.
46     signal ren_sig : std_logic; -- write enable from FIFO_READ_CONTROL
47     signal rd_pointer_sig : unsigned(4 downto 0);
48     signal rd_addr_b : unsigned(3 downto 0);
49     signal rd_pointer_sync : unsigned(4 downto 0);
50
51 begin
52
53     Fifo_write_control_inst : entity work.FIFO_write_control
54     port map(
55         WCLK => WCLK_top,
56         RST => RST_top,
57         WRITE_ENABLE => WRITE_ENABLE_TOP,
58         RPTR_SYNC => rd_pointer_sync, --Input from Read_pointer_sync.
        Synchronised read pointer.
59         FULL => FULL_top,
60         WPTR => wr_pointer_sig, --Write pointer goes to the sync
61         WEN => wen_sig, -- goes to block_mem via sig wen_sig in async_FIFO
62         WADDR => wr_addr_a -- Output to addra of Memory (Write Address).
63
64     );
65
66     Dual_port_memory_inst : blk_mem_gen_0 -- vhdl-linter-disable-line not-
        declared
67
68     port map(
69         clka => WCLK_top,
70         wea => wen_sig, -- write enable from FIFO_WRITE_Control
71         addra => std_logic_vector(wr_addr_a), -- write address from
        FIFO_WRITE_Control
72         dina => WRITE_DATA_IN_top,
73         clkfb => RCLK_top,
74         enb => ren_sig, -- write enable from FIFO_READ_CONTROL
75         addrb => std_logic_vector(rd_addr_b), --read address from
        FIFO_READ_CONTROL
76         doutb => WRITE_DATA_OUT_top
77     );
78
79     Fifo_read_control_inst : entity work.FIFO_read_control -- vhdl-linter-
        disable-line not-declared

```

```

80     port map(
81         RCLK => RCLK_top,
82         RST => RST_top,
83         READ_ENABLE => READ_ENABLE_TOP, -- read enable from TOP
84         REN => ren_sig, -- write enable to BLOCK_MEM
85         WPTR_SYNC => wr_pointer_sync, -- Input sig from WRITE_POINTER_SYNC.
            To determine occupancy and empty/full.
86         EMPTY => EMPTY_top, -- Output sig. Goes to TOP
87         RPTR => rd_pointer_sig, -- output sig to Read_pointer_sync entity.
            Signal to be synchronised with wr_pointer_sig
88         RADDR => rd_addr_b -- Output sig to Dual port memory. Read address.
89
90     );
91
92     Write_pointer_sync_inst : entity work.write_pointer_sync
93     port map(
94         RCLK => RCLK_top,
95         --WCLK => WCLK_top,
96         RST => RST_top,
97         WPTR => wr_pointer_sig,
98         WRITE_POINTER_SYNC => wr_pointer_sync
99     );
100
101     Read_pointer_sync_inst : entity work.read_pointer_sync
102     port map(
103         --RCLK => RCLK_top,
104         WCLK => WCLK_top,
105         RST => RST_top,
106         RPTR => rd_pointer_sig, -- input from FIFO_read_control.
107         READ_POINTER_SYNC => rd_pointer_sync -- Output to
            FIFO_write_control. Synchronised read_pointer.
108     );
109
110 end architecture rtl;

```

5.2 FIFO_write_control.vhd

```

1  -- vhdl-linter-disable type-resolved
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity FIFO_WRITE_CONTROL is
7      port (

```

```

8      WCLK : in std_logic;
9      RST  : in std_logic;
10     WRITE_ENABLE : in std_logic_vector(0 downto 0);
11     RPTR_SYNC : in unsigned(4 downto 0); --rd pointer that comes from
        the sync
12     FULL : out std_logic;
13     WPTR : out unsigned(4 downto 0); --Write pointer goes to the sync i.
        e. grey-coded
14     WEN : out std_logic_vector(0 downto 0); -- goes to block_mem via sig
        wen_sig in async_FIFO
15     WADDR : out unsigned(3 downto 0) -- write address. Goes to block_mem
        via signal waddr_sig in async_FIFO
16 );
17 end entity;
18
19 architecture rtl of FIFO_WRITE_CONTROL is
20
21     signal wr_ptr_grey_code : unsigned(4 downto 0);
22     signal wr_ptr_sig : unsigned(4 downto 0);
23     signal full_sig : std_logic;
24     signal write_enable_sig : std_logic_vector(0 downto 0);
25     signal wr_ptr_sig_delay : unsigned(4 downto 0);
26
27 begin
28
29     write_control_process : process (WCLK,RST) --asyn reset
30     begin
31         if RST = '0' then --reset active low
32             wr_ptr_grey_code <= (others => '0');
33             write_enable_sig <= (others => '0');
34             wr_ptr_sig <= (others => '0');
35             wr_ptr_sig_delay <= (others => '0');
36
37
38
39             elsif rising_edge(WCLK) then
40
41                 wr_ptr_grey_code(4) <= wr_ptr_sig(4); -- Binary code to grey
                    code
42                 wr_ptr_grey_code(3) <= wr_ptr_sig(4) xor (wr_ptr_sig(3));
43                 wr_ptr_grey_code(2) <= wr_ptr_sig(3) xor (wr_ptr_sig(2));
44                 wr_ptr_grey_code(1) <= wr_ptr_sig(2) xor (wr_ptr_sig(1));
45                 wr_ptr_grey_code(0) <= wr_ptr_sig(1) xor (wr_ptr_sig(0));
46

```

```

47         if WRITE_ENABLE(0) = '1' and full_sig = '0' then --don't
           write to full memory
48             wr_ptr_sig_delay <= (wr_ptr_sig_delay + 1);
49             wr_ptr_sig <= wr_ptr_sig_delay; --unsigned so naturally
           wraps to 0
50             write_enable_sig <= (others => '1');
51         else
52             write_enable_sig <= (others => '0');
53
54         end if;
55         WPTR <= wr_ptr_grey_code; -- WPTR is now in grey code. Sent
           to write_pointer_sync for sync
56     end if;
57 end process;
58
59 full_sig <= '1' when (wr_ptr_sig - RPTR_SYNC = 15) else '0';
60
61
62 --WPTR <= wr_ptr_grey_code; -- WPTR is now in grey code. Sent to
           write_pointer_sync for sync
63 FULL <= full_sig;
64 WADDR <= (wr_ptr_sig(3 downto 0)); -- sent to the Dual-port memory
65 WEN <= write_enable_sig; --sent to the Dual-port memory
66 end architecture rtl;

```

5.3 FIFO_read_control.vhd

```

1  -- vhdl-linter-disable type-resolved
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity FIFO_READ_CONTROL is
7      port (
8          RCLK : in std_logic;
9          RST : in std_logic;
10         READ_ENABLE : in std_logic_vector(0 downto 0);
11         WPTR_SYNC : in unsigned(4 downto 0); --wp pointer that comes from
           the sync
12         EMPTY : out std_logic;
13         RPTR : out unsigned(4 downto 0); --Write pointer goes to the sync i.
           e. grey-coded
14         REN : out std_logic; -- goes to block_mem via sig wen_sig in
           async_FIFO

```

```

15         RADDR : out unsigned(3 downto 0) -- write address. Goes to block_mem
            via signal waddr_sig in async_FIFO
16     );
17 end entity;
18
19 architecture rtl of FIFO_READ_CONTROL is
20
21     signal rd_ptr_grey_code : unsigned(4 downto 0);
22     signal rd_ptr_sig : unsigned(4 downto 0);
23     signal rd_ptr_sig_delay : unsigned(4 downto 0);
24     signal rd_ptr_sig2 : unsigned(4 downto 0);
25     signal empty_sig : std_logic;
26     signal rd_enable_out : std_logic;
27
28 begin
29
30     FIFO_read_control_process : process (RCLK, RST) --asyn reset
31     begin
32         if RST = '0' then --reset active low
33             --RPTR <= (others => '0');
34             rd_ptr_grey_code <= (others => '0');-- this gives multiple load
                error
35             rd_enable_out <= '0';
36             rd_ptr_sig <= (others => '0'); --this gives multiple load error
37             rd_ptr_sig_delay <= (others => '0');
38             rd_ptr_sig2 <= (others => '0');
39
40
41             elsif rising_edge(RCLK) then
42
43                 rd_ptr_grey_code(4) <= rd_ptr_sig(4); -- Binary code to grey
                    code
44                 rd_ptr_grey_code(3) <= rd_ptr_sig(4) xor (rd_ptr_sig(3));
45                 rd_ptr_grey_code(2) <= rd_ptr_sig(3) xor (rd_ptr_sig(2));
46                 rd_ptr_grey_code(1) <= rd_ptr_sig(2) xor (rd_ptr_sig(1));
47                 rd_ptr_grey_code(0) <= rd_ptr_sig(1) xor (rd_ptr_sig(0));
48
49                 if READ_ENABLE(0) = '1' and empty_sig = '0' then --don't read
                    from empty memory
50                     rd_ptr_sig_delay <= (rd_ptr_sig_delay + 1); --unsigned so
                        naturally wraps to 0
51                     rd_ptr_sig <= rd_ptr_sig_delay;
52                     --rd_ptr_sig <= rd_ptr_sig2;
53                     rd_enable_out <= '1';
54                 else

```

```

55         rd_enable_out <= '0';
56     end if;
57
58     end if;
59
60 end process;
61
62 empty_sig <= '1' when (rd_ptr_sig_delay = WPTR_SYNC) else '0'; --Check
    if empty or not. Uses synced wr_ptr which has 5 cc delay
63 RADDR <= (rd_ptr_sig(3 downto 0));
64 RPTR <= rd_ptr_grey_code; -- RPTR is now in grey code.
65 EMPTY <= empty_sig;
66 REN <= rd_enable_out;
67 end architecture rtl;

```

5.4 write_pointer_sync.vhd

```

1  -- vhdl-linter-disable type-resolved
2  library IEEE;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity write_pointer_sync is
7      port (
8          RCLK : in std_logic;
9          --WCLK : in std_logic;
10         RST : in std_logic;
11         WPTR : in unsigned(4 downto 0);
12         WRITE_POINTER_SYNC : out unsigned(4 downto 0)
13
14     );
15 end entity;
16
17 architecture rtl of write_pointer_sync is
18     signal wptr_ff_1 : unsigned(4 downto 0);
19     signal wptr_ff_2 : unsigned(4 downto 0);
20     signal grey2binary : unsigned(4 downto 0);
21
22 begin
23
24     second_FF_process : process (RCLK, RST)
25     begin
26         if rst = '0' then
27             WRITE_POINTER_SYNC <= (others => '0');

```



```

28         wptr_ff_1 <= (others => '0');
29         wptr_ff_2 <= (others => '0');
30
31
32         elsif rising_edge(RCLK) then
33             -- wptr_ff_0 <= WPTR;
34             wptr_ff_1 <= WPTR;
35             wptr_ff_2 <= wptr_ff_1;
36
37             -- Grey code to binary code
38             grey2binary(4) <= wptr_ff_2(4);
39             grey2binary(3) <= wptr_ff_2(3) xor grey2binary(4);
40             grey2binary(2) <= wptr_ff_2(2) xor grey2binary(3);
41             grey2binary(1) <= wptr_ff_2(1) xor grey2binary(2);
42             grey2binary(0) <= wptr_ff_2(0) xor grey2binary(1);
43         end if;
44         WRITE_POINTER_SYNC <= grey2binary;
45     end process;
46     --WRITE_POINTER_SYNC <= grey2binary;
47 end architecture rtl;

```

5.5 read_pointer_sync.vhd

```

1  -- vhdl-linter-disable type-resolved
2  library IEEE;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity read_pointer_sync is
7      port (
8          --RCLK : in std_logic;
9          WCLK : in std_logic;
10         RST : in std_logic;
11         RPTR : in unsigned(4 downto 0);
12         READ_POINTER_SYNC : out unsigned(4 downto 0)
13     );
14 end entity;
15
16 architecture rtl of read_pointer_sync is
17     signal rptr_ff_1 : unsigned(4 downto 0);
18     signal rptr_ff_2 : unsigned(4 downto 0);
19     signal grey2binary : unsigned(4 downto 0);
20
21 begin

```

```

22     second_FF_process : process (WCLK,RST)
23     begin
24         if RST = '0' then
25             READ_POINTER_SYNC <= (others => '0');
26             rptr_ff_1 <= (others => '0');
27             rptr_ff_2 <= (others => '0');
28
29             elsif rising_edge(WCLK) then
30
31                 rptr_ff_1 <= RPTR;
32                 rptr_ff_2 <= rptr_ff_1;
33
34                 -- MSB of binary is the same as MSB of gray code
35                 grey2binary(4) <= rptr_ff_2(4);
36                 -- Other bits of binary are the XOR of corresponding gray code
37                 -- and previous binary bit
38                 grey2binary(3) <= rptr_ff_2(3) xor grey2binary(4);
39                 grey2binary(2) <= rptr_ff_2(2) xor grey2binary(3);
40                 grey2binary(1) <= rptr_ff_2(1) xor grey2binary(2);
41                 grey2binary(0) <= rptr_ff_2(0) xor grey2binary(1);
42             end if;
43             READ_POINTER_SYNC <= grey2binary; -- Needs to be inside process so
44             -- it happens on rising_edge of clock!
45         end process;
46     end architecture rtl;

```

5.6 Async_FIFO_tb.sv

```

1  // Testbench for Async_FIFO
2  module Async_FIFO_tb;
3
4  // Signals
5  logic RST_top;
6  logic WCLK_top;
7  logic RCLK_top;
8  logic [0:0] WRITE_ENABLE_TOP;
9  logic [0:0] READ_ENABLE_TOP;
10 logic FULL_top;
11 logic EMPTY_top;
12 logic [7:0] WRITE_DATA_IN_top;
13 logic [7:0] WRITE_DATA_OUT_top;
14
15 // Clock periods

```

```

16 parameter CLK_PERIOD_WR = 10; // Write clock period (e.g., 100MHz)
17 parameter CLK_PERIOD_RD = 12; // Read clock period (e.g., 66.6MHz)
18
19 // FIFO instance
20 Async_FIFO uut (
21     .RST_top(RST_top),
22     .WCLK_top(WCLK_top),
23     .RCLK_top(RCLK_top),
24     .WRITE_ENABLE_TOP(WRITE_ENABLE_TOP),
25     .READ_ENABLE_TOP(READ_ENABLE_TOP),
26     .FULL_top(FULL_top),
27     .EMPTY_top(EMPTY_top),
28     .WRITE_DATA_IN_top(WRITE_DATA_IN_top),
29     .WRITE_DATA_OUT_top(WRITE_DATA_OUT_top)
30 );
31
32 // Clock Generation
33 always #(CLK_PERIOD_WR/2) WCLK_top = ~WCLK_top;
34 always #(CLK_PERIOD_RD/2) RCLK_top = ~RCLK_top;
35
36 // Predefined data array
37 logic [7:0] predefined_data [0:18] = '{
38     8'h11, 8'h22, 8'h33, 8'h44, 8'h55, 8'h66, 8'h77, 8'h88,
39     8'h99, 8'haa, 8'hbb, 8'hcc, 8'hdd, 8'hee, 8'hff, 8'h01,
40     8'h03, 8'h05, 8'h06
41 };
42
43 // Queue for verification
44 logic [7:0] fifo_queue [$];
45
46 initial begin
47     // Initialize
48     WCLK_top = 0;
49     RCLK_top = 0;
50     RST_top = 0; //reset active low
51     WRITE_ENABLE_TOP = 0;
52     READ_ENABLE_TOP = 0;
53     //WRITE_DATA_IN_top = 8'h00;
54
55     // Apply Reset
56     #(5*CLK_PERIOD_WR);
57     RST_top = 1;
58     #(5*CLK_PERIOD_WR);
59
60     // Write to FIFO

```

```

61     for (int i = 0; i < 19; i++) begin
62         @(posedge WCLK_top);
63         if (!FULL_top) begin
64             WRITE_ENABLE_TOP = 1;
65             // #5;
66             WRITE_DATA_IN_top = predefined_data[i];
67             fifo_queue.push_back(predefined_data[i]); // Store for
                verification
68             $display("Written: %h", predefined_data[i]);
69         end else begin
70             WRITE_ENABLE_TOP = 0;
71         end
72     end
73     WRITE_ENABLE_TOP = 0;
74
75     // Small delay before reading
76     #(5*CLK_PERIOD_WR);
77
78     // Read from FIFO
79     for (int i = 0; i < 20; i++) begin
80         @(posedge RCLK_top);
81         if (!EMPTY_top) begin
82             READ_ENABLE_TOP = 1;
83             // #7;
84             // @(posedge RCLK_top); // Wait for data to be valid
85             if (fifo_queue.size() > 0) begin
86                 automatic logic [7:0] expected_value = fifo_queue.pop_front
                    ();
87                 $display("Read Data: %h, Expected: %h, Match: %s",
88                     WRITE_DATA_OUT_top, expected_value,
89                     (WRITE_DATA_OUT_top == expected_value) ? "YES" : "
                            NO");
90             end
91         end else begin
92             READ_ENABLE_TOP = 0;
93         end
94     end
95     READ_ENABLE_TOP = 0;
96
97     // End Simulation
98     #(20*CLK_PERIOD_WR);
99     $stop;
100 end
101
102 endmodule

```