EXERCISE 1 (Ethernet Frame Check Sequence)

Daniel Duggan

March 5th 2025

Contents

1	Intr	oduction	2
2	Seri	al Implementation	2
	2.1	Synthesis Report	3
	2.2	Implementation - Place and Route	4
3	Para	allel Implementation	5
	3.1	Synthesis Report	5
	3.2	Implementation Report - Place and Route	7
4	App	endix	9
	4.1	Serial Implementation - System Top (Sys_top.vhd)	9
	4.2	Serial Implementation - fcs_serial_FSM.vhd	10
	4.3	Serial Implementation Testbench (fcs_serial_FSM.vhd)	16
	4.4	Python Code for Boolean Expressions in Parallel Implementation	18
	4.5	Parallel Implementation - System Top (Sys_top_para.vhd)	19
	4.6	Parallel Implementation - fcs_parallel.vhd	20
	4.7	Parallel Implementation - Testbench (fcs_parallel_sim.vhd)	30
	4.8	Serial Implementation - Constraints Files	32
	4.9	Parallel Implementation - Constraints Files	33

1 Introduction

The purpose of this exercise is to design a bit error checker for an Ethernet frame. An Ethernet frame is divided as in Table 1.

Field	Size	Description	
Preamble	7 bytes	Synchronization pattern for the receiver.	
Start Frame Delimiter (SFD)	1 byte	Marks the start of the frame.	
Destination MAC Address	6 bytes	Identifies the recipient device.	
Source MAC Address	6 bytes	Identifies the sender device.	
EtherType/Length	2 bytes	Indicates payload type or length.	
Payload (Data + Padding)	46 - 1500 bytes	The actual transmitted data.	
Frame Check Sequence (FCS)	4 bytes	Ensures data integrity using CRC.	

Table 1: Ethernet Frame Structure

The Frame Check Sequence (FCS) is the last field of the Ethernet frame, and it is used to check for transmission errors. It contains a Cyclic Redundancy Check (CRC) value that is computed from the rest of the frame (excluding the preamble, SFD, and FCS itself). The CRC is encoded via a generating polynomial G(x)

$$G(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$$

The 32-bit CRC vale is placed in the FCS field and all data is fed into a shift register when received by the receiver. The shift register is required to contain all 0's before any data enters it. Polynomial division is carried out, and once all data has moved through, the shift register contains all 0's if no errors were present in the received Ethernet frame data. This process is termed a Cyclic Redundancy Check CRC. Please note all code used in this exercise is available on github at https://github.com/duggan9265/FPGA-Design-For-Communication-Systems/tree/master/Course_work/Ex_1_Ethernet_FCS

2 Serial Implementation

The serial implementation of the CRC required the creation of the design given in figure 1. This has been designed as a Finite State Machine (FSM)¹. The state machine is in an idle state until the first bit of the ethernet frame is detected i.e. when START_OF_FRAME goes high. When this occurs the data_recieve state is entered. If the bit count is below 32, the input data is complimented i.e. the first 32 bits of the frame are complimented as required. After, the data input is not complimented. The required XOR operations are carried out. When END_OF_FRAME goes high, the fcs_recieve state is entered. This is used to control the complimenting of the last 32 bits of the data frame, and the required XOR operations are carried out. When the bit count is 511 i.e. when all bits have passed through, the check_fcs state is entered which is used to reset the state machine back to idle via the error check

¹A system top file has been created as implementation was failing with only the fcs_serial_FSM.vhd file. This file can be viewed in the appendix section 4.1




Figure 1: Block diagram of the serial CRC circuit.

state once the FCS error has been calculated to exist or not. If the shift register contains all 0's, FCS_ERROR remains low. Otherwise it goes high to indicate an error has been detected. Please see section 4.2 for the VHDL implementation and section 4.3 for the corresponding testbench.

2.1 Synthesis Report

The synthesis timing report is given in figure 2. The target device is the ZCU102 evaluation board from AMD (XCZU9EG-2FFVB1156E MPSoC). The F_{max} is not a directly obtainable quantity in Vivado. It is calculated by taking the inverse of T - Worst Negative Slack (WNS) i.e. $F_{max} = \frac{1}{4ns-2.5ns} = 689.655MHz$ where T is the target clock period (4 ns in this case). Figure 4 shows the resource utilisation as determined by synthesis. Furthermore, the synthesised schematic is shown in figure 3.




Figure 2: Timing summary of the serial implementation. The WNS is used to calculate F_{max} of 689.655 MHz.




Figure 3: Schematic of the synthesised design.

Resource	Utilization	Available	Utilization %
LUT	43	274080	0.02
FF	48	548160	0.01
Ю	7	328	2.13
BUFG	1	404	0.25




Figure 4: Synthesis report of the serial implementation.

2.2 Implementation - Place and Route

The corresponding place and route utilisation is given in figure 5

Resource	Utilization	Available	Utilization %
LUT	42	274080	0.02
FF	48	548160	0.01
Ю	7	328	2.13
BUFG	1	404	0.25




Figure 5: Place and route report

It is effectively equivalent to the synthesis version except one less look up table is used.

3 Parallel Implementation

The parallel implementation is also designed as a finite state machine. Minor changes such as having a byte counter as opposed to a bit counter were made. The major change however is the more complicated boolean expressions required to determine the values of the registers for each shift. These expressions were calculated using a 40x40 matrix taken to the power of 8. Python code was used to determine the expressions. The code for this is given in 4.4. The VHDL implementation of this design is given in section 4.6 along with the testbench in section 4.7.

3.1 Synthesis Report

The synthesis report for the parallel design is given in figure 9. It is seen that the obtained values give a better F_{max} value of 645.161 MHz. Although this value is $\frac{689.655}{645.161} = 1.07$ times faster, it is still very slow. However it should be noted that as Vivado does not directly report the F_{max} value, nor try to maximise it, this methodology may not give the most precise results[1]. From the synthesis utilisation report, although the design is quicker, it uses slightly more resources e.g. 57 LUT's v 43 LUT's in the serial design.



Figure 6: Timing summary of the parallel implementation. The WNS is used to calculate F_{max} of 645.161 MHz.




Figure 7: Synthesis utilisation report of the parallel implementation.




Figure 8: Schematic of the parallel implementation.

3.2 Implementation Report - Place and Route

The implementation report is given below.

Resource	Utilization	Available	Utilization %
LUT	57	274080	0.02
FF	43	548160	0.01
Ю	14	328	4.27
BUFG	1	404	0.25




Figure 9: Utilisation of resources from the implementation of the parallel design.

References

[1] https://adaptivesupport.amd.com/s/question/0D52E000077tumHSAQ/which-one-is-better-high-or-low-positive-wns?language=en_US

4 Appendix

4.1 Serial Implementation - System Top (Sys_top.vhd)

```
ı -- Author Daniel Duggan
  -- vhdl-linter-disable type-resolved
  LIBRARY IEEE;
  USE IEEE.STD_LOGIC_1164.ALL;
  USE IEEE.NUMERIC_STD.ALL;
  LIBRARY UNISIM;
  USE UNISIM. VCOMPONENTS. ALL; -- Required for IBUFDS -- vhdl-linter-disable-
      line not-declared
10
  ENTITY sys_top IS
11
      PORT (
           SYS_CLOCK_P : IN STD_LOGIC; -- LVDS clock positive
           SYS_CLOCK_N : IN STD_LOGIC; -- LVDS clock negative
           RST : IN STD_LOGIC;
15
           START_OF_FRAME_top : IN STD_LOGIC;
16
           END_OF_FRAME_top : IN STD_LOGIC;
17
           DATA_IN_top : IN STD_LOGIC;
           FCS_ERROR_top : OUT STD_LOGIC -- vhdl-linter-disable-line type-
              resolved
       );
20
  END sys_top;
21
   ARCHITECTURE rtl OF sys_top IS
23
       -- Single-ended clock signal after differential conversion
24
       SIGNAL sysclk_single : STD_LOGIC; -- vhdl-linter-disable-line type-
25
          resolved
26
  BEGIN
27
       -- Convert the differential clock to single-ended using IBUFDS
       clk_buffer: IBUFDS -- don't use work as this is not a user defined
          entity -- vhdl-linter-disable-line not-declared
       PORT MAP (
30
           I => SYS_CLOCK_P, -- Positive clock input
31
```

```
IB => SYS_CLOCK_N, -- Negative clock input
32
           0 => sysclk_single -- Output single-ended clock
33
       );
34
       -- Instance of fcs_check_serial using the single-ended clock
       fcs_serial_FSM_inst: entity work.fcs_check_serial
       PORT MAP (
           CLK => sysclk_single, -- Send the converted clock
39
           RST => RST,
           START_OF_FRAME => START_OF_FRAME_top,
41
           END_OF_FRAME => END_OF_FRAME_top,
42
           DATA_IN => DATA_IN_top,
43
           FCS_ERROR => FCS_ERROR_top
       );
  END rtl;
```

4.2 Serial Implementation - fcs_serial_FSM.vhd

```
1 -- Auther Daniel Duggan
2 -- vhdl-linter-disable type-resolved
3 LIBRARY IEEE;
4 USE ieee.numeric_std.ALL;
  USE ieee.std_logic_1164.ALL;
  ENTITY fcs_check_serial IS --fsm_fcs
       GENERIC (
           Depth : INTEGER := 32
      );
10
11
      PORT (
12
           CLK : IN STD_ULOGIC; --Sys Clock
13
           RST : IN STD_ULOGIC; --Async Reset
14
           START_OF_FRAME : IN STD_ULOGIC := '0'; --Arrival of first bit
           END_OF_FRAME : IN STD_ULOGIC := '0'; --Arrival of 1st bit in FCS
           DATA_IN : IN STD_ULOGIC; --serial input data
           FCS_ERROR : OUT STD_ULOGIC --indicates an error
       );
19
   END ENTITY;
20
21
  ARCHITECTURE fsm OF fcs_check_serial IS
22
       TYPE fsm_fcs_type IS
23
       (idle, data_recieve, fcs_recieve, check_fcs, error_check);
24
```

```
SIGNAL state, next_state : fsm_fcs_type; --state, next_state can take on
25
            all values inside fsm_fcs_type
       SIGNAL bit_count : unsigned(9 DOWNTO 0);
       SIGNAL shift_mem : STD_LOGIC_VECTOR(DEPTH - 1 DOWNTO 0);
       SIGNAL check_data : STD_LOGIC; -- For debug purposes only
28
   BEGIN
       fsm_process : PROCESS (state, START_OF_FRAME, END_OF_FRAME, bit_count)
30
       BEGIN
31
            CASE state IS
32
                WHEN idle =>
33
                     IF START_OF_FRAME = '1' THEN
34
                         next_state <= data_recieve;</pre>
35
                     ELSE
37
                         next_state <= idle;</pre>
                     END IF:
38
39
                WHEN data_recieve =>
40
                     IF END_OF_FRAME = '1' THEN
41
                         next_state <= fcs_recieve;</pre>
42
                     ELSE
43
                         next_state <= data_recieve;</pre>
44
                     END IF;
45
                WHEN fcs_recieve =>
                     IF bit_count = 511 THEN
                         next_state <= check_fcs;</pre>
49
                     ELSE
50
                         next_state <= fcs_recieve;</pre>
51
                     END IF;
52
53
                WHEN CHECK_FCS =>
                     next_state <= error_check;</pre>
                WHEN error_check =>
57
                     next_state <= idle; -- Reset for the next frame</pre>
58
59
                WHEN OTHERS =>
60
                     next_state <= idle;</pre>
61
            END CASE;
62
       END PROCESS;
       PROCESS (CLK, RST)
       BEGIN
66
            IF RST = '0' THEN --active low reset
67
                state <= idle;</pre>
68
```

```
shift_mem <= (OTHERS => '0');
69
                  bit_count <= (OTHERS => '0');
70
                  bit_count <= (OTHERS => '0');
71
             ELSIF rising_edge(CLK) THEN
72
                  state <= next_state;</pre>
73
74
                  CASE state IS
75
                       WHEN idle =>
76
                            shift_mem <= (OTHERS => '0');
77
                            bit_count <= (OTHERS => '0');
78
                           FCS_ERROR <= '0';</pre>
79
80
                       WHEN data_recieve =>
81
                            check_data <= NOT DATA_IN;</pre>
82
                            IF bit_count < 32 THEN</pre>
83
                                 shift_mem(0) <= shift_mem(31) XOR (NOT(DATA_IN)); --</pre>
84
                                      Complement first 32 bits
                                 shift_mem(1) <= shift_mem(0) XOR shift_mem(31);</pre>
85
                                 shift_mem(2) <= shift_mem(1) XOR shift_mem(31);</pre>
86
                                 shift_mem(3) <= shift_mem(2);</pre>
87
                                 shift_mem(4) <= shift_mem(3) XOR shift_mem(31);</pre>
88
                                 shift_mem(5) <= shift_mem(4) XOR shift_mem(31);</pre>
89
                                 shift_mem(6) <= shift_mem(5);</pre>
                                 shift_mem(7) <= shift_mem(6) XOR shift_mem(31);</pre>
91
                                 shift_mem(8) <= shift_mem(7) XOR shift_mem(31);</pre>
92
                                 shift_mem(9) <= shift_mem(8);</pre>
93
                                 shift_mem(10) <= shift_mem(9) XOR shift_mem(31);</pre>
94
                                 shift_mem(11) <= shift_mem(10) XOR shift_mem(31);</pre>
95
                                 shift_mem(12) <= shift_mem(11) XOR shift_mem(31);</pre>
96
                                 shift_mem(13) <= shift_mem(12);</pre>
97
                                 shift_mem(14) <= shift_mem(13);</pre>
                                 shift_mem(15) <= shift_mem(14);</pre>
                                 shift_mem(16) <= shift_mem(15) XOR shift_mem(31);</pre>
100
                                 shift_mem(17) <= shift_mem(16);</pre>
101
                                 shift_mem(18) <= shift_mem(17);</pre>
102
                                 shift_mem(19) <= shift_mem(18);</pre>
103
                                 shift_mem(20) <= shift_mem(19);</pre>
104
                                 shift_mem(21) <= shift_mem(20);</pre>
105
                                 shift_mem(22) <= shift_mem(21) XOR shift_mem(31);</pre>
106
                                 shift_mem(23) <= shift_mem(22) XOR shift_mem(31);</pre>
107
                                 shift_mem(24) <= shift_mem(23);</pre>
                                 shift_mem(25) <= shift_mem(24);</pre>
109
                                 shift_mem(26) <= shift_mem(25) XOR shift_mem(31);</pre>
110
                                 shift_mem(27) <= shift_mem(26);</pre>
111
                                 shift_mem(28) <= shift_mem(27);</pre>
112
```

```
shift_mem(29) <= shift_mem(28);</pre>
113
                                 shift_mem(30) <= shift_mem(29);</pre>
114
                                 shift_mem(31) <= shift_mem(30);</pre>
115
116
                            ELSE
117
                                 shift_mem(0) <= shift_mem(31) XOR DATA_IN; -- CRC</pre>
118
                                     shift logic
                                 shift_mem(1) <= shift_mem(0) XOR shift_mem(31);</pre>
119
                                 shift_mem(2) <= shift_mem(1) XOR shift_mem(31);</pre>
120
                                 shift_mem(3) <= shift_mem(2);</pre>
121
                                 shift_mem(4) <= shift_mem(3) XOR shift_mem(31);</pre>
122
                                 shift_mem(5) <= shift_mem(4) XOR shift_mem(31);</pre>
123
                                 shift_mem(6) <= shift_mem(5);</pre>
124
                                 shift_mem(7) <= shift_mem(6) XOR shift_mem(31);</pre>
125
                                 shift_mem(8) <= shift_mem(7) XOR shift_mem(31);</pre>
126
                                 shift_mem(9) <= shift_mem(8);</pre>
127
                                 shift_mem(10) <= shift_mem(9) XOR shift_mem(31);</pre>
128
                                 shift_mem(11) <= shift_mem(10) XOR shift_mem(31);</pre>
129
                                 shift_mem(12) <= shift_mem(11) XOR shift_mem(31);</pre>
130
                                 shift_mem(13) <= shift_mem(12);</pre>
131
                                 shift_mem(14) <= shift_mem(13);</pre>
132
                                 shift_mem(15) <= shift_mem(14);</pre>
133
                                 shift_mem(16) <= shift_mem(15) XOR shift_mem(31);</pre>
134
                                 shift_mem(17) <= shift_mem(16);</pre>
135
                                 shift_mem(18) <= shift_mem(17);</pre>
136
                                 shift_mem(19) <= shift_mem(18);</pre>
137
                                 shift_mem(20) <= shift_mem(19);</pre>
138
                                 shift_mem(21) <= shift_mem(20);</pre>
139
                                 shift_mem(22) <= shift_mem(21) XOR shift_mem(31);</pre>
140
                                 shift_mem(23) <= shift_mem(22) XOR shift_mem(31);</pre>
141
                                 shift_mem(24) <= shift_mem(23);</pre>
142
                                 shift_mem(25) <= shift_mem(24);</pre>
                                 shift_mem(26) <= shift_mem(25) XOR shift_mem(31);</pre>
144
                                 shift_mem(27) <= shift_mem(26);</pre>
145
                                 shift_mem(28) <= shift_mem(27);</pre>
146
                                 shift_mem(29) <= shift_mem(28);</pre>
147
                                 shift_mem(30) <= shift_mem(29);</pre>
148
                                 shift_mem(31) <= shift_mem(30);</pre>
149
                            END IF;
150
                            bit_count <= bit_count + 1;</pre>
151
                       WHEN fcs_recieve =>
153
154
                                 IF bit_count > 479 THEN
155
                                 check_data <= NOT DATA_IN;</pre>
156
```

```
bit_count <= bit_count + 1;
157
                                 shift_mem(0) <= shift_mem(31) XOR (NOT(DATA_IN)); --</pre>
158
                                      Complement bits
                                 shift_mem(1) <= shift_mem(0) XOR shift_mem(31);</pre>
159
                                 shift_mem(2) <= shift_mem(1) XOR shift_mem(31);</pre>
                                 shift_mem(3) <= shift_mem(2);</pre>
161
                                 shift_mem(4) <= shift_mem(3) XOR shift_mem(31);</pre>
162
                                 shift_mem(5) <= shift_mem(4) XOR shift_mem(31);</pre>
163
                                 shift_mem(6) <= shift_mem(5);</pre>
164
                                 shift_mem(7) <= shift_mem(6) XOR shift_mem(31);</pre>
165
                                 shift_mem(8) <= shift_mem(7) XOR shift_mem(31);</pre>
166
                                 shift_mem(9) <= shift_mem(8);</pre>
167
                                 shift_mem(10) <= shift_mem(9) XOR shift_mem(31);</pre>
168
                                 shift_mem(11) <= shift_mem(10) XOR shift_mem(31);</pre>
                                 shift_mem(12) <= shift_mem(11) XOR shift_mem(31);</pre>
170
                                 shift_mem(13) <= shift_mem(12);</pre>
171
                                 shift_mem(14) <= shift_mem(13);</pre>
172
                                 shift_mem(15) <= shift_mem(14);</pre>
173
                                 shift_mem(16) <= shift_mem(15) XOR shift_mem(31);</pre>
174
                                 shift_mem(17) <= shift_mem(16);</pre>
175
                                 shift_mem(18) <= shift_mem(17);</pre>
176
                                 shift_mem(19) <= shift_mem(18);</pre>
177
                                 shift_mem(20) <= shift_mem(19);</pre>
                                 shift_mem(21) <= shift_mem(20);</pre>
179
                                 shift_mem(22) <= shift_mem(21) XOR shift_mem(31);</pre>
180
                                 shift_mem(23) <= shift_mem(22) XOR shift_mem(31);</pre>
181
                                 shift_mem(24) <= shift_mem(23);</pre>
182
                                 shift_mem(25) <= shift_mem(24);</pre>
183
                                 shift_mem(26) <= shift_mem(25) XOR shift_mem(31);</pre>
184
                                 shift_mem(27) <= shift_mem(26);</pre>
185
                                 shift_mem(28) <= shift_mem(27);</pre>
186
                                 shift_mem(29) <= shift_mem(28);</pre>
188
                                 shift_mem(30) <= shift_mem(29);</pre>
                                 shift_mem(31) <= shift_mem(30);</pre>
189
190
                                 else
191
                                 check_data <= DATA_IN;</pre>
192
                                 bit_count <= bit_count + 1;
193
                                 shift_mem(0) <= shift_mem(31) XOR DATA_IN;</pre>
194
                                 shift_mem(1) <= shift_mem(0) XOR shift_mem(31);</pre>
195
                                 shift_mem(2) <= shift_mem(1) XOR shift_mem(31);</pre>
                                 shift_mem(3) <= shift_mem(2);</pre>
197
                                 shift_mem(4) <= shift_mem(3) XOR shift_mem(31);</pre>
198
                                 shift_mem(5) <= shift_mem(4) XOR shift_mem(31);</pre>
199
                                 shift_mem(6) <= shift_mem(5);</pre>
200
```

```
shift_mem(7) <= shift_mem(6) XOR shift_mem(31);</pre>
201
                                 shift_mem(8) <= shift_mem(7) XOR shift_mem(31);</pre>
202
                                 shift_mem(9) <= shift_mem(8);</pre>
203
                                 shift_mem(10) <= shift_mem(9) XOR shift_mem(31);</pre>
204
                                 shift_mem(11) <= shift_mem(10) XOR shift_mem(31);</pre>
205
                                 shift_mem(12) <= shift_mem(11) XOR shift_mem(31);</pre>
206
                                 shift_mem(13) <= shift_mem(12);</pre>
207
                                 shift_mem(14) <= shift_mem(13);</pre>
208
                                 shift_mem(15) <= shift_mem(14);</pre>
209
                                 shift_mem(16) <= shift_mem(15) XOR shift_mem(31);</pre>
210
                                 shift_mem(17) <= shift_mem(16);</pre>
211
                                 shift_mem(18) <= shift_mem(17);</pre>
212
                                 shift_mem(19) <= shift_mem(18);</pre>
213
                                 shift_mem(20) <= shift_mem(19);</pre>
                                 shift_mem(21) <= shift_mem(20);</pre>
215
                                 shift_mem(22) <= shift_mem(21) XOR shift_mem(31);</pre>
216
                                 shift_mem(23) <= shift_mem(22) XOR shift_mem(31);</pre>
217
                                 shift_mem(24) <= shift_mem(23);</pre>
218
                                 shift_mem(25) <= shift_mem(24);</pre>
219
                                 shift_mem(26) <= shift_mem(25) XOR shift_mem(31);</pre>
220
                                 shift_mem(27) <= shift_mem(26);</pre>
221
                                 shift_mem(28) <= shift_mem(27);</pre>
222
                                 shift_mem(29) <= shift_mem(28);</pre>
223
                                 shift_mem(30) <= shift_mem(29);</pre>
224
                                 shift_mem(31) <= shift_mem(30);</pre>
225
                                 END IF;
226
227
                       WHEN CHECK FCS =>
228
                            IF shift_mem = (shift_mem'RANGE => '0') THEN
229
                                 FCS_ERROR <= '0';</pre>
230
                            ELSE
231
                                 FCS_ERROR <= '1';</pre>
                            END IF;
233
234
                       WHEN error_check =>
235
                            FCS_ERROR <= '0'; -- Reset for next frame
236
237
                       WHEN OTHERS =>
238
                            NULL;
239
                  END CASE;
240
             END IF;
         END PROCESS;
243
   END ARCHITECTURE;
```

4.3 Serial Implementation Testbench (fcs_serial_FSM.vhd)

```
1 //Author Daniel Duggan
3 module FCS_serial;
    timeunit 1ns;
5
    timeprecision 1ps; //time precision specifies how delay values are rounded
6
        relative to timeunit
    logic sysclk_p;
    logic sysclk_n;
    logic rst; //reset logic
10
    logic start_of_frame_top, end_of_frame_top, data_in, fcs_error_top;
11
    parameter clk_period = 4ns; // Since sys_clock every 2ns
12
13
14
    // clock generation
15
    logic sys_clk = 0;
    always #2ns sys_clk = ~sys_clk; // Toggle every 2 ns (1 cycle = 4 ns)
17
    assign sysclk_p = sys_clk;
18
    assign sysclk_n = ~sys_clk;
19
    //
20
        ______
21
    // Data in (Ethernet Frame)
    logic [511:0] ethernet_frame = {
23
      128'h00_10_A4_7B_EA_80_00_12_34_56_78_90_08_00_45_00,
24
      128'h00_2E_B3_FE_00_00_80_11_05_40_C0_A8_00_2C_C0_A8,
25
      128'h00_04_04_00_04_00_00_1A_2D_E8_00_01_02_03_04_05,
26
      128'h06_07_08_09_0A_0B_0C_0D_0E_0F_10_11_E6_C5_3D_B2
27
    };
28
29
      logic [511:0] ethernet_frame_incorrect = {
30
        128'h00_10_A4_7B_EA_80_00_12_34_56_78_90_08_00_45_00,
31
        128'h00_2E_B3_FE_00_00_80_11_05_40_C0_A8_00_2C_C0_A8,
32
        128'h00_04_04_00_04_00_00_1A_2D_E8_00_01_02_03_04_05,
33
        128'h06_07_08_09_0A_0B_0C_0D_0E_0F_10_11_FF_FF_FF_FF
34
      };
35
36
```

```
//
37
38
     // DUT
39
     Sys_top Sys_top_DUT(
40
                .SYS_CLOCK_P (sysclk_p),
41
                .SYS_CLOCK_N (sysclk_n),
42
                .RST (rst),
43
                .START_OF_FRAME_top (start_of_frame_top),
44
                .END_OF_FRAME_top (end_of_frame_top),
45
                .DATA_IN_top (data_in),
                .FCS_ERROR_top (fcs_error_top)
             );
48
49
50
     initial
51
     begin
52
       // Initialize signals
53
       start_of_frame_top = 0;
54
       end_of_frame_top = 0;
55
       data_in
                          = 0;
56
       rst = 1,b0;
57
58
       // Apply Reset
59
       repeat (5) @(posedge sys_clk);
60
       rst = 1'b1;
61
       repeat (5) @(posedge sys_clk);
63
       // Begin Transmission
64
       start_of_frame_top = 1', b1; // Indicate start of frame
65
       @(posedge sys_clk);//#posedge sys_clk;
66
       start_of_frame_top = 1', b0;
67
68
       for (int i = 511; i >= 0; i--)
69
       begin
70
         //#1;
71
         data_in = ethernet_frame[i]; // Send data in serially
         /// Set end_of_frame at the last bit
         if (i == 32) //31 should go high at bit 480? Does at 481. Why?
74
           end_of_frame_top = 1',b1;
75
```

```
else
end_of_frame_top = 1'b0;
end_of_frame_top = 1'b0;

((posedge sys_clk); //#clk_period;

end
end

repeat (3) ((posedge sys_clk);

finish;
end
end
end
end
end
end
end
```

4.4 Python Code for Boolean Expressions in Parallel Implementation

```
import numpy as np
g_matrix_values = np.array([[1, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 1,
g_matrix_values.shape
zero_col_top_left = np.zeros((31,1))
iden_top_left = np.eye(31)
iden_top_left.shape
join_zero_ide_upper_left = np.hstack((zero_col_top_left, iden_top_left))
join_zero_ide_upper_left.shape
join_upper_left = np.vstack((join_zero_ide_upper_left, g_matrix_values))
join_upper_left
zero_col_top_right = np.zeros((32,8))
zero_col_top_right.shape
join_upper_right_to_upper_left = np.hstack((join_upper_left, zero_col_top_right)
top_half = join_upper_right_to_upper_left
zero_bottom_left = np.zeros((8,32))
zero_bottom_left.shape
zero_bottom_left[0,0] = 1
zero_bottom_left.shape
iden_bottom_right = np.eye(7)
row_zeros_col = np.zeros((1,7))
bot_right_7x7 = np.vstack((row_zeros_col,iden_bottom_right ))
bot_right_7x7.shape
bot_right_zeros_row = np.zeros((8,1))
stack_bot_right = np.hstack((bot_right_7x7, bot_right_zeros_row))
stack_bot_right
stack_bot_right[0,7] = 1
bottom_half = np.hstack((zero_bottom_left,stack_bot_right))
bottom_half.shape
```

```
full_matrix = np.vstack((top_half,bottom_half))
full_matrix.shape
# Compute A^8 and mod 2
full_matrix_power = np.linalg.matrix_power(full_matrix, 8) % 2
num_cols = full_matrix_power.shape[1]
for x in range(num_cols):
    if x > 31: # Stop after 32 registers
        break
    shift_memx = []
    print(f'shift_mem({x})u<=u', end='')</pre>
    for y in range(full_matrix_power.shape[0]): # Iterate over rows
        if full_matrix_power[y, x]: # If the element is 1
             if y > 31:
                 shift_memx.append(f'NOT(DATA_IN(\{y_{\sqcup}-_{\sqcup}32\}))')
             else:
                 shift_memx.append(f'shift_mem({y})')
    print(' \cup xor \cup '.join(shift_memx) + ';') # Print the XOR boolean expression
```

4.5 Parallel Implementation - System Top (Sys_top_para.vhd)

```
ı -- Auther Daniel Duggan
2 -- Author Daniel Duggan
3 -- vhdl-linter-disable type-resolved
4 LIBRARY IEEE;
5 USE IEEE.STD_LOGIC_1164.ALL;
7 USE IEEE.NUMERIC_STD.ALL;
9 LIBRARY UNISIM;
10 USE UNISIM. VCOMPONENTS. ALL; -- Required for IBUFDS -- vhdl-linter-disable-
     line not-declared
11
  ENTITY Sys_Top_para IS
12
      PORT (
13
           SYS_CLOCK_P : IN STD_LOGIC; -- LVDS clock positive
          SYS_CLOCK_N : IN STD_LOGIC; -- LVDS clock negative
15
          RST : IN STD_LOGIC;
          START_OF_FRAME_top : IN STD_LOGIC;
17
```

```
END_OF_FRAME_top : IN STD_LOGIC;
18
           DATA_IN_top : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
19
           FCS_ERROR_top : OUT STD_LOGIC -- vhdl-linter-disable-line type-
20
              resolved
       );
  END Sys_Top_para;
   ARCHITECTURE rtl OF sys_top_para IS
24
       -- Single-ended clock signal after differential conversion
25
       SIGNAL sysclk_single : STD_LOGIC; -- vhdl-linter-disable-line type-
26
          resolved
27
  BEGIN
28
       -- Convert the differential clock to single-ended using IBUFDS
       clk_buffer: IBUFDS -- don't use work as this is not a user defined
          entity -- vhdl-linter-disable-line not-declared
       PORT MAP (
31
           I => SYS_CLOCK_P, -- Positive clock input
32
           IB => SYS_CLOCK_N , -- Negative clock input
33
           0 => sysclk_single -- Output single-ended clock
34
       );
35
       -- Instance of fcs_check_serial using the single-ended clock
       fcs_parallel_FSM_inst: entity work.fcs_check_parallel_FSM
38
       PORT MAP (
           CLK => sysclk_single, -- Send the converted clock
40
           RST => RST,
41
           START_OF_FRAME => START_OF_FRAME_top,
42
           END_OF_FRAME => END_OF_FRAME_top,
43
           DATA_IN => DATA_IN_top,
           FCS_ERROR => FCS_ERROR_top
       );
  END rtl;
```

4.6 Parallel Implementation - fcs_parallel.vhd

```
1 -- Author Daniel Duggan
2 -- vhdl-linter-disable type-resolved
3 LIBRARY IEEE;
4 USE ieee.std_logic_1164.ALL;
5 USE ieee.numeric_std.ALL;
6
7 ENTITY fcs_check_parallel_FSM IS
```

```
GENERIC (
           Depth : INTEGER := 32
10
       );
11
12
       PORT (
           CLK : IN STD_LOGIC; -- system clock
15
           RST : IN STD_LOGIC; -- asynchronous reset
16
           START_OF_FRAME : IN STD_LOGIC; -- arrival of the first byte.
17
           END_OF_FRAME : IN STD_LOGIC; -- arrival of the first byte in FCS.
18
           DATA_IN : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- input data.
19
           FCS_ERROR : OUT STD_LOGIC -- indicates an error.
20
       );
21
   END fcs_check_parallel_FSM;
22
23
   ARCHITECTURE fsm OF fcs_check_parallel_FSM IS
24
       TYPE fsm_fcs_type IS
25
       (idle, data_recieve, fcs_recieve, check_fcs, error_check);
26
       SIGNAL state, next_state : fsm_fcs_type; --state, next_state can take on
27
           all values inside fsm_fcs_type
       SIGNAL byte_count : unsigned(6 DOWNTO 0);
       SIGNAL shift_mem : STD_LOGIC_VECTOR(DEPTH - 1 DOWNTO 0);
       SIGNAL check_data : STD_LOGIC_VECTOR(7 DOWNTO 0); -- For debug purposes
          only
  BEGIN
31
       fsm_process : PROCESS (state, START_OF_FRAME, END_OF_FRAME, byte_count)
32
       BEGIN
33
           CASE state IS
34
                WHEN idle =>
35
                    IF START_OF_FRAME = '1' THEN
                        next_state <= data_recieve;</pre>
                    ELSE
                        next_state <= idle;</pre>
39
                    END IF;
40
41
                WHEN data_recieve =>
42
                    IF END_OF_FRAME = '1' THEN
43
                        next_state <= fcs_recieve;</pre>
44
                    ELSE
                        next_state <= data_recieve;</pre>
                    END IF;
                WHEN fcs_recieve =>
49
                    IF byte_count = 64 THEN
50
```

```
next_state <= check_fcs;</pre>
51
                     ELSE
52
                          next_state <= fcs_recieve;</pre>
53
                     END IF;
                 WHEN CHECK_FCS =>
                     next_state <= error_check;</pre>
58
                 WHEN error_check =>
59
                     next_state <= idle; -- Reset for the next frame</pre>
60
61
                 WHEN OTHERS =>
62
                     next_state <= idle;</pre>
            END CASE;
       END PROCESS;
65
66
       PROCESS (CLK, RST)
67
       BEGIN
68
            IF RST = '0' THEN --active low reset
69
                 state <= idle;</pre>
70
                 shift_mem <= (OTHERS => '0');
71
                 byte_count <= (OTHERS => '0');
72
            ELSIF rising_edge(CLK) THEN
73
                 state <= next_state;</pre>
74
75
                 CASE state IS
76
                     WHEN idle =>
77
                          shift_mem <= (OTHERS => '0');
78
                          byte_count <= (OTHERS => '0');
79
                          FCS_ERROR <= '0';</pre>
80
                     WHEN data_recieve =>
                          IF byte_count < 3 THEN</pre>
84
                               check_data <= NOT DATA_IN;</pre>
85
                               shift_mem(0) <= shift_mem(24) XOR shift_mem(30) XOR</pre>
86
                                  NOT(DATA_IN(7));
                               shift_mem(1) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
87
                                  shift_mem(30) XOR shift_mem(31) XOR NOT(DATA_IN
                                   (6));
                               shift_mem(2) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
                                  shift_mem(26) XOR shift_mem(30) XOR shift_mem(31)
                                   XOR NOT(DATA_IN(5));
```

```
shift_mem(3) <= shift_mem(25) XOR shift_mem(26) XOR</pre>
89
                                shift_mem(27) XOR shift_mem(31) XOR NOT(DATA_IN
                                (4));
                             shift_mem(4) <= shift_mem(24) XOR shift_mem(26) XOR</pre>
                                shift_mem(27) XOR shift_mem(28) XOR shift_mem(30)
                                 XOR NOT(DATA_IN(3));
                             shift_mem(5) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
                                shift_mem(27) XOR shift_mem(28) XOR shift_mem(29)
                                 XOR shift_mem(30) XOR shift_mem(31) XOR NOT(
                                DATA_IN(2));
                             shift_mem(6) <= shift_mem(25) XOR shift_mem(26) XOR</pre>
92
                                shift_mem(28) XOR shift_mem(29) XOR shift_mem(30)
                                 XOR shift_mem(31) XOR NOT(DATA_IN(1));
                             shift_mem(7) <= shift_mem(24) XOR shift_mem(26) XOR</pre>
                                shift_mem(27) XOR shift_mem(29) XOR shift_mem(31)
                                 XOR NOT(DATA_IN(0));
                             shift_mem(8) <= shift_mem(0) XOR shift_mem(24) XOR</pre>
94
                                shift_mem(25) XOR shift_mem(27) XOR shift_mem(28)
                             shift_mem(9) <= shift_mem(1) XOR shift_mem(25) XOR</pre>
95
                                shift_mem(26) XOR shift_mem(28) XOR shift_mem(29)
                             shift_mem(10) <= shift_mem(2) XOR shift_mem(24) XOR</pre>
                                shift_mem(26) XOR shift_mem(27) XOR shift_mem(29)
                             shift_mem(11) <= shift_mem(3) XOR shift_mem(24) XOR</pre>
97
                                shift_mem(25) XOR shift_mem(27) XOR shift_mem(28)
                             shift_mem(12) <= shift_mem(4) XOR shift_mem(24) XOR</pre>
98
                                shift_mem(25) XOR shift_mem(26) XOR shift_mem(28)
                                 XOR shift_mem(29) XOR shift_mem(30);
                             shift_mem(13) <= shift_mem(5) XOR shift_mem(25) XOR</pre>
                                shift_mem(26) XOR shift_mem(27) XOR shift_mem(29)
                                 XOR shift_mem(30) XOR shift_mem(31);
                             shift_mem(14) <= shift_mem(6) XOR shift_mem(26) XOR</pre>
100
                                shift_mem(27) XOR shift_mem(28) XOR shift_mem(30)
                                 XOR shift_mem(31);
                             shift_mem(15) <= shift_mem(7) XOR shift_mem(27) XOR</pre>
101
                                shift_mem(28) XOR shift_mem(29) XOR shift_mem(31)
                             shift_mem(16) <= shift_mem(8) XOR shift_mem(24) XOR</pre>
                                shift_mem(28) XOR shift_mem(29);
103
                             shift_mem(17) <= shift_mem(9) XOR shift_mem(25) XOR</pre>
                                shift_mem(29) XOR shift_mem(30);
```

```
shift_mem(18) <= shift_mem(10) XOR shift_mem(26) XOR
104
                                  shift_mem(30) XOR shift_mem(31);
                              shift_mem(19) <= shift_mem(11) XOR shift_mem(27) XOR</pre>
105
                                  shift_mem(31);
                              shift_mem(20) <= shift_mem(12) XOR shift_mem(28);</pre>
                              shift_mem(21) <= shift_mem(13) XOR shift_mem(29);</pre>
                              shift_mem(22) <= shift_mem(14) XOR shift_mem(24);</pre>
108
                              shift_mem(23) <= shift_mem(15) XOR shift_mem(24) XOR</pre>
109
                                  shift_mem(25) XOR shift_mem(30);
                              shift_mem(24) <= shift_mem(16) XOR shift_mem(25) XOR
110
                                  shift_mem(26) XOR shift_mem(31);
                              shift_mem(25) <= shift_mem(17) XOR shift_mem(26) XOR</pre>
111
                                  shift_mem(27);
                              shift_mem(26) <= shift_mem(18) XOR shift_mem(24) XOR
112
                                  shift_mem(27) XOR shift_mem(28) XOR shift_mem
                                 (30);
                              shift_mem(27) <= shift_mem(19) XOR shift_mem(25) XOR
113
                                  shift_mem(28) XOR shift_mem(29) XOR shift_mem
                                 (31);
                              shift_mem(28) <= shift_mem(20) XOR shift_mem(26) XOR</pre>
114
                                  shift_mem(29) XOR shift_mem(30);
                              shift_mem(29) <= shift_mem(21) XOR shift_mem(27) XOR</pre>
115
                                  shift_mem(30) XOR shift_mem(31);
                              shift_mem(30) <= shift_mem(22) XOR shift_mem(28) XOR</pre>
116
                                  shift_mem(31);
                              shift_mem(31) <= shift_mem(23) XOR shift_mem(29);</pre>
117
118
                         ELSE
119
                              check_data <= DATA_IN;</pre>
120
                              shift_mem(0) <= shift_mem(24) XOR shift_mem(30) XOR</pre>
121
                                 DATA_IN(7);
                              shift_mem(1) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
                                 shift_mem(30) XOR shift_mem(31) XOR DATA_IN(6);
                              shift_mem(2) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
123
                                 shift_mem(26) XOR shift_mem(30) XOR shift_mem(31)
                                  XOR DATA_IN(5);
                              shift_mem(3) <= shift_mem(25) XOR shift_mem(26) XOR</pre>
124
                                 shift_mem(27) XOR shift_mem(31) XOR DATA_IN(4);
                              shift_mem(4) <= shift_mem(24) XOR shift_mem(26) XOR</pre>
125
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(30)
                                  XOR DATA_IN(3);
                              shift_mem(5) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(29)
                                  XOR shift_mem(30) XOR shift_mem(31) XOR DATA_IN
                                 (2);
```

```
shift_mem(6) <= shift_mem(25) XOR shift_mem(26) XOR</pre>
127
                                 shift_mem(28) XOR shift_mem(29) XOR shift_mem(30)
                                  XOR shift_mem(31) XOR DATA_IN(1);
                              shift_mem(7) <= shift_mem(24) XOR shift_mem(26) XOR</pre>
128
                                 shift_mem(27) XOR shift_mem(29) XOR shift_mem(31)
                                  XOR DATA_IN(0);
                              shift_mem(8) <= shift_mem(0) XOR shift_mem(24) XOR</pre>
129
                                 shift_mem(25) XOR shift_mem(27) XOR shift_mem(28)
                              shift_mem(9) <= shift_mem(1) XOR shift_mem(25) XOR</pre>
130
                                 shift_mem(26) XOR shift_mem(28) XOR shift_mem(29)
                              shift_mem(10) <= shift_mem(2) XOR shift_mem(24) XOR</pre>
131
                                 shift_mem(26) XOR shift_mem(27) XOR shift_mem(29)
                              shift_mem(11) <= shift_mem(3) XOR shift_mem(24) XOR</pre>
132
                                 shift_mem(25) XOR shift_mem(27) XOR shift_mem(28)
                              shift_mem(12) <= shift_mem(4) XOR shift_mem(24) XOR</pre>
133
                                 shift_mem(25) XOR shift_mem(26) XOR shift_mem(28)
                                  XOR shift_mem(29) XOR shift_mem(30);
                              shift_mem(13) <= shift_mem(5) XOR shift_mem(25) XOR</pre>
134
                                 shift_mem(26) XOR shift_mem(27) XOR shift_mem(29)
                                  XOR shift_mem(30) XOR shift_mem(31);
                              shift_mem(14) <= shift_mem(6) XOR shift_mem(26) XOR</pre>
135
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(30)
                                  XOR shift_mem(31);
                              shift_mem(15) <= shift_mem(7) XOR shift_mem(27) XOR</pre>
136
                                 shift_mem(28) XOR shift_mem(29) XOR shift_mem(31)
                              shift_mem(16) <= shift_mem(8) XOR shift_mem(24) XOR</pre>
137
                                 shift_mem(28) XOR shift_mem(29);
                              shift_mem(17) <= shift_mem(9) XOR shift_mem(25) XOR</pre>
138
                                 shift_mem(29) XOR shift_mem(30);
                              shift_mem(18) <= shift_mem(10) XOR shift_mem(26) XOR
139
                                  shift_mem(30) XOR shift_mem(31);
                              shift_mem(19) <= shift_mem(11) XOR shift_mem(27) XOR</pre>
140
                                  shift_mem(31);
                              shift_mem(20) <= shift_mem(12) XOR shift_mem(28);</pre>
141
                              shift_mem(21) <= shift_mem(13) XOR shift_mem(29);</pre>
142
                              shift_mem(22) <= shift_mem(14) XOR shift_mem(24);</pre>
                              shift_mem(23) <= shift_mem(15) XOR shift_mem(24) XOR</pre>
144
                                  shift_mem(25) XOR shift_mem(30);
                              shift_mem(24) <= shift_mem(16) XOR shift_mem(25) XOR</pre>
145
                                  shift_mem(26) XOR shift_mem(31);
```

```
shift_mem(25) <= shift_mem(17) XOR shift_mem(26) XOR</pre>
146
                                   shift_mem(27);
                              shift_mem(26) <= shift_mem(18) XOR shift_mem(24) XOR</pre>
147
                                   shift_mem(27) XOR shift_mem(28) XOR shift_mem
                                  (30);
                              shift_mem(27) <= shift_mem(19) XOR shift_mem(25) XOR
                                   shift_mem(28) XOR shift_mem(29) XOR shift_mem
                              shift_mem(28) <= shift_mem(20) XOR shift_mem(26) XOR</pre>
149
                                   shift_mem(29) XOR shift_mem(30);
                              shift_mem(29) <= shift_mem(21) XOR shift_mem(27) XOR</pre>
150
                                   shift_mem(30) XOR shift_mem(31);
                              shift_mem(30) <= shift_mem(22) XOR shift_mem(28) XOR</pre>
151
                                   shift_mem(31);
                              shift_mem(31) <= shift_mem(23) XOR shift_mem(29);</pre>
152
                         END IF:
153
                         byte_count <= byte_count + 1;</pre>
154
155
                     WHEN fcs_recieve =>
156
157
                         IF byte_count > 61 THEN -- XOR last 32 bits (bytes
158
                             60,61,62)
                              check_data <= NOT DATA_IN;</pre>
                              byte_count <= byte_count + 1;</pre>
160
                              shift_mem(0) <= shift_mem(24) XOR shift_mem(30) XOR</pre>
161
                                 NOT(DATA_IN(7));
                              shift_mem(1) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
162
                                 shift_mem(30) XOR shift_mem(31) XOR NOT(DATA_IN
                                  (6));
                              shift_mem(2) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
163
                                 shift_mem(26) XOR shift_mem(30) XOR shift_mem(31)
                                  XOR NOT(DATA_IN(5));
                              shift_mem(3) <= shift_mem(25) XOR shift_mem(26) XOR</pre>
164
                                  shift_mem(27) XOR shift_mem(31) XOR NOT(DATA_IN
                                  (4));
                              shift_mem(4) <= shift_mem(24) XOR shift_mem(26) XOR</pre>
165
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(30)
                                  XOR NOT(DATA_IN(3));
                              shift_mem(5) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
166
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(29)
                                  XOR shift_mem(30) XOR shift_mem(31) XOR NOT(
                                 DATA_IN(2));
167
                              shift_mem(6) <= shift_mem(25) XOR shift_mem(26) XOR</pre>
                                 shift_mem(28) XOR shift_mem(29) XOR shift_mem(30)
                                  XOR shift_mem(31) XOR NOT(DATA_IN(1));
```

```
shift_mem(7) <= shift_mem(24) XOR shift_mem(26) XOR</pre>
168
                                 shift_mem(27) XOR shift_mem(29) XOR shift_mem(31)
                                  XOR NOT(DATA_IN(0));
                              shift_mem(8) <= shift_mem(0) XOR shift_mem(24) XOR</pre>
169
                                 shift_mem(25) XOR shift_mem(27) XOR shift_mem(28)
                              shift_mem(9) <= shift_mem(1) XOR shift_mem(25) XOR</pre>
170
                                 shift_mem(26) XOR shift_mem(28) XOR shift_mem(29)
                              shift_mem(10) <= shift_mem(2) XOR shift_mem(24) XOR</pre>
171
                                 shift_mem(26) XOR shift_mem(27) XOR shift_mem(29)
                              shift_mem(11) <= shift_mem(3) XOR shift_mem(24) XOR</pre>
172
                                 shift_mem(25) XOR shift_mem(27) XOR shift_mem(28)
                              shift_mem(12) <= shift_mem(4) XOR shift_mem(24) XOR</pre>
173
                                 shift_mem(25) XOR shift_mem(26) XOR shift_mem(28)
                                  XOR shift_mem(29) XOR shift_mem(30);
                              shift_mem(13) <= shift_mem(5) XOR shift_mem(25) XOR</pre>
174
                                 shift_mem(26) XOR shift_mem(27) XOR shift_mem(29)
                                  XOR shift_mem(30) XOR shift_mem(31);
                              shift_mem(14) <= shift_mem(6) XOR shift_mem(26) XOR</pre>
175
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(30)
                                  XOR shift_mem(31);
                              shift_mem(15) <= shift_mem(7) XOR shift_mem(27) XOR</pre>
176
                                 shift_mem(28) XOR shift_mem(29) XOR shift_mem(31)
                              shift_mem(16) <= shift_mem(8) XOR shift_mem(24) XOR</pre>
177
                                 shift_mem(28) XOR shift_mem(29);
                              shift_mem(17) <= shift_mem(9) XOR shift_mem(25) XOR</pre>
178
                                 shift_mem(29) XOR shift_mem(30);
                              shift_mem(18) <= shift_mem(10) XOR shift_mem(26) XOR
                                  shift_mem(30) XOR shift_mem(31);
                              shift_mem(19) <= shift_mem(11) XOR shift_mem(27) XOR</pre>
180
                                  shift_mem(31);
                              shift_mem(20) <= shift_mem(12) XOR shift_mem(28);</pre>
181
                              shift_mem(21) <= shift_mem(13) XOR shift_mem(29);</pre>
182
                              shift_mem(22) <= shift_mem(14) XOR shift_mem(24);</pre>
183
                              shift_mem(23) <= shift_mem(15) XOR shift_mem(24) XOR</pre>
184
                                  shift_mem(25) XOR shift_mem(30);
                              shift_mem(24) <= shift_mem(16) XOR shift_mem(25) XOR</pre>
                                  shift_mem(26) XOR shift_mem(31);
                              shift_mem(25) <= shift_mem(17) XOR shift_mem(26) XOR</pre>
186
                                  shift_mem(27);
```

```
shift_mem(26) <= shift_mem(18) XOR shift_mem(24) XOR
187
                                  shift_mem(27) XOR shift_mem(28) XOR shift_mem
                                 (30);
                              shift_mem(27) <= shift_mem(19) XOR shift_mem(25) XOR</pre>
188
                                  shift_mem(28) XOR shift_mem(29) XOR shift_mem
                              shift_mem(28) <= shift_mem(20) XOR shift_mem(26) XOR
189
                                  shift_mem(29) XOR shift_mem(30);
                              shift_mem(29) <= shift_mem(21) XOR shift_mem(27) XOR</pre>
190
                                  shift_mem(30) XOR shift_mem(31);
                              shift_mem(30) <= shift_mem(22) XOR shift_mem(28) XOR</pre>
191
                                  shift_mem(31);
                              shift_mem(31) <= shift_mem(23) XOR shift_mem(29);</pre>
192
193
                         ELSE
194
                              check_data <= DATA_IN;</pre>
195
                              byte_count <= byte_count + 1;</pre>
196
                              shift_mem(0) <= shift_mem(24) XOR shift_mem(30) XOR</pre>
197
                                 DATA_IN(7);
                              shift_mem(1) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
198
                                 shift_mem(30) XOR shift_mem(31) XOR DATA_IN(6);
                              shift_mem(2) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
199
                                 shift_mem(26) XOR shift_mem(30) XOR shift_mem(31)
                                  XOR DATA_IN(5);
                              shift_mem(3) <= shift_mem(25) XOR shift_mem(26) XOR</pre>
200
                                 shift_mem(27) XOR shift_mem(31) XOR DATA_IN(4);
                              shift_mem(4) <= shift_mem(24) XOR shift_mem(26) XOR</pre>
201
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(30)
                                  XOR DATA_IN(3);
                              shift_mem(5) <= shift_mem(24) XOR shift_mem(25) XOR</pre>
202
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(29)
                                  XOR shift_mem(30) XOR shift_mem(31) XOR DATA_IN
                                 (2);
                              shift_mem(6) <= shift_mem(25) XOR shift_mem(26) XOR</pre>
203
                                 shift_mem(28) XOR shift_mem(29) XOR shift_mem(30)
                                  XOR shift_mem(31) XOR DATA_IN(1);
                              shift_mem(7) <= shift_mem(24) XOR shift_mem(26) XOR</pre>
204
                                 shift_mem(27) XOR shift_mem(29) XOR shift_mem(31)
                                  XOR DATA_IN(0);
                              shift_mem(8) <= shift_mem(0) XOR shift_mem(24) XOR</pre>
205
                                 shift_mem(25) XOR shift_mem(27) XOR shift_mem(28)
                              shift_mem(9) <= shift_mem(1) XOR shift_mem(25) XOR</pre>
206
                                 shift_mem(26) XOR shift_mem(28) XOR shift_mem(29)
```

```
shift_mem(10) <= shift_mem(2) XOR shift_mem(24) XOR</pre>
207
                                 shift_mem(26) XOR shift_mem(27) XOR shift_mem(29)
                             shift_mem(11) <= shift_mem(3) XOR shift_mem(24) XOR</pre>
208
                                 shift_mem(25) XOR shift_mem(27) XOR shift_mem(28)
                             shift_mem(12) <= shift_mem(4) XOR shift_mem(24) XOR</pre>
209
                                 shift_mem(25) XOR shift_mem(26) XOR shift_mem(28)
                                  XOR shift_mem(29) XOR shift_mem(30);
                             shift_mem(13) <= shift_mem(5) XOR shift_mem(25) XOR</pre>
210
                                 shift_mem(26) XOR shift_mem(27) XOR shift_mem(29)
                                  XOR shift_mem(30) XOR shift_mem(31);
                             shift_mem(14) <= shift_mem(6) XOR shift_mem(26) XOR</pre>
211
                                 shift_mem(27) XOR shift_mem(28) XOR shift_mem(30)
                                  XOR shift_mem(31);
                             shift_mem(15) <= shift_mem(7) XOR shift_mem(27) XOR</pre>
212
                                 shift_mem(28) XOR shift_mem(29) XOR shift_mem(31)
                             shift_mem(16) <= shift_mem(8) XOR shift_mem(24) XOR</pre>
213
                                 shift_mem(28) XOR shift_mem(29);
                             shift_mem(17) <= shift_mem(9) XOR shift_mem(25) XOR</pre>
214
                                 shift_mem(29) XOR shift_mem(30);
                             shift_mem(18) <= shift_mem(10) XOR shift_mem(26) XOR
215
                                  shift_mem(30) XOR shift_mem(31);
                             shift_mem(19) <= shift_mem(11) XOR shift_mem(27) XOR</pre>
216
                                  shift_mem(31);
                             shift_mem(20) <= shift_mem(12) XOR shift_mem(28);</pre>
217
                             shift_mem(21) <= shift_mem(13) XOR shift_mem(29);</pre>
218
                             shift_mem(22) <= shift_mem(14) XOR shift_mem(24);</pre>
219
                             shift_mem(23) <= shift_mem(15) XOR shift_mem(24) XOR</pre>
220
                                  shift_mem(25) XOR shift_mem(30);
                             shift_mem(24) <= shift_mem(16) XOR shift_mem(25) XOR</pre>
221
                                  shift_mem(26) XOR shift_mem(31);
                             shift_mem(25) <= shift_mem(17) XOR shift_mem(26) XOR
222
                                  shift_mem(27);
                             shift_mem(26) <= shift_mem(18) XOR shift_mem(24) XOR</pre>
223
                                  shift_mem(27) XOR shift_mem(28) XOR shift_mem
                                 (30);
                             shift_mem(27) <= shift_mem(19) XOR shift_mem(25) XOR
224
                                  shift_mem(28) XOR shift_mem(29) XOR shift_mem
                                 (31);
                             shift_mem(28) <= shift_mem(20) XOR shift_mem(26) XOR
225
                                  shift_mem(29) XOR shift_mem(30);
                             shift_mem(29) <= shift_mem(21) XOR shift_mem(27) XOR</pre>
226
                                  shift_mem(30) XOR shift_mem(31);
```

```
shift_mem(30) <= shift_mem(22) XOR shift_mem(28) XOR</pre>
227
                                     shift_mem(31);
                                shift_mem(31) <= shift_mem(23) XOR shift_mem(29);</pre>
228
                           END IF;
                       WHEN CHECK_FCS =>
                           IF shift_mem = (shift_mem'RANGE => '0') THEN
232
                                FCS_ERROR <= '0';</pre>
233
                           ELSE
234
                                FCS_ERROR <= '1';</pre>
235
                           END IF;
236
237
                       WHEN error_check =>
238
                           FCS_ERROR <= '0'; -- Reset for next frame</pre>
240
                       WHEN OTHERS =>
241
                           NULL;
242
                  END CASE;
243
             END IF;
244
        END PROCESS;
245
246 END ARCHITECTURE;
```

4.7 Parallel Implementation - Testbench (fcs_parallel_sim.vhd)

```
1 //Author Daniel Duggan
3 module FCS_para;
    timeunit 1ns;
    timeprecision 1ps; //time precision specifies how delay values are rounded
        relative to timeunit
7
    logic sysclk_p;
8
    logic sysclk_n;
    logic rst; //reset logic
    logic start_of_frame_top, end_of_frame_top, fcs_error_top;
11
    logic [7:0] data_in;
12
    parameter clk_period = 4ns; // Since sys_clock every 2ns
13
14
    // clock generation
15
       ______
    logic sys_clk = 0;
16
    always #2ns sys_clk = ~sys_clk; // Toggle every 2 ns (1 cycle = 4 ns)
17
    assign sysclk_p = sys_clk;
```

```
assign sysclk_n = ~sys_clk;
19
     //
20
21
     // Data in (Ethernet Frame)
     logic [511:0] ethernet_frame = {
23
              128, h00_10_A4_7B_EA_80_00_12_34_56_78_90_08_00_45_00,
24
              128'h00_2E_B3_FE_00_00_80_11_05_40_C0_A8_00_2C_C0_A8,
25
             128'h00_04_04_00_04_00_00_1A_2D_E8_00_01_02_03_04_05,
26
              128'h06_07_08_09_0A_0B_0C_0D_0E_0F_10_11_E6_C5_3D_B2
27
           };
28
     logic [511:0] ethernet_frame_incorrect = {
30
              128'h00_10_A4_7B_EA_80_00_12_34_56_78_90_08_00_45_00,
31
              128'h00_2E_B3_FE_00_00_80_11_05_40_C0_A8_00_2C_C0_A8,
32
              128, h00_04_04_00_04_00_00_1A_2D_E8_00_01_02_03_04_05,
33
              128'h06_07_08_09_0A_0B_0C_0D_0E_0F_10_11_FF_FF_FF_FF
34
           };
35
36
     //
37
38
     // DUT
39
     Sys_Top_para Sys_Top_para_DUT(
40
                .SYS_CLOCK_P (sysclk_p),
41
                .SYS_CLOCK_N (sysclk_n),
42
                .RST (rst),
                .START_OF_FRAME_top (start_of_frame_top),
                .END_OF_FRAME_top (end_of_frame_top),
45
                .DATA_IN_top (data_in),
46
               .FCS_ERROR_top (fcs_error_top)
47
             );
48
     //
49
     initial
51
52
     begin
       // Initialize signals
53
       start_of_frame_top = 0;
54
```

```
end_of_frame_top
                           = 0;
55
       data_in
                          = 0;
56
       rst = 1'b0;
57
       // Apply Reset
       repeat (5) @(posedge sys_clk);
       rst = 1'b1;
61
       repeat (5) @(posedge sys_clk);
62
63
       // Begin Transmission
64
65
       @(posedge sys_clk);
66
       start_of_frame_top = 1'b1; // Assert start_of_frame_top one cycle
          before the first byte
68
       for (int i = ($bits(ethernet_frame)/8) - 1; i >= 0; i--)
69
       begin
70
         @(posedge sys_clk);
71
         start_of_frame_top = 1'b0; // Deassert start_of_frame_top after the
72
            first cycle
73
         data_in = ethernet_frame[((i+1)*8 - 1) -: 8]; // Send data in bytes
74
         if (i == 3) // Indicate the last 3 bytes
           end_of_frame_top = 1'b1;
         else
78
           end_of_frame_top = 1'b0;
79
       end
80
81
       @(posedge sys_clk);
82
       end_of_frame_top = 1'b0; // Deassert end_of_frame_top after the last
          byte
       repeat (3) @(posedge sys_clk);
85
       $finish;
86
     end
87
  endmodule
```

4.8 Serial Implementation - Constraints Files

```
set_property -dict {PACKAGE_PIN E20 IOSTANDARD LVCMOS33} [get_ports {
    END_OF_FRAME_top}]
set_property -dict {PACKAGE_PIN G20 IOSTANDARD LVCMOS33} [get_ports {RST}]
set_property -dict {PACKAGE_PIN D22 IOSTANDARD LVCMOS33} [get_ports {
    FCS_ERROR_top}]

## External clock input

## Create a clock constraint using the P-side of the differential pair
create_clock -name sys_clk -period 4 [get_ports SYS_CLOCK_P]

## Define the differential clock input pins, -dict combines properties into single command
set_property -dict {PACKAGE_PIN AL8 IOSTANDARD LVDS} [get_ports SYS_CLOCK_P]
set_property -dict {PACKAGE_PIN AL9 IOSTANDARD LVDS} [get_ports SYS_CLOCK_N]
```

4.9 Parallel Implementation - Constraints Files

```
set_property -dict {PACKAGE_PIN G13 IOSTANDARD LVCMOS33} [get_ports {
      DATA_IN_top[0]}]
2 set_property -dict {PACKAGE_PIN H16 IOSTANDARD LVCMOS33} [get_ports {
      DATA_IN_top[1]}]
3 set_property -dict {PACKAGE_PIN G16 IOSTANDARD LVCMOS33} [get_ports {
     DATA_IN_top[2]}]
4 set_property -dict {PACKAGE_PIN J16 IOSTANDARD LVCMOS33} [get_ports {
      DATA_IN_top[3]}]
5 set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports {
     DATA_IN_top[4]}]
6 set_property -dict {PACKAGE_PIN G15 IOSTANDARD LVCMOS33} [get_ports {
     DATA_IN_top[5]}]
7 set_property -dict {PACKAGE_PIN G14 IOSTANDARD LVCMOS33} [get_ports {
     DATA_IN_top[6]}]
8 set_property -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS33} [get_ports {
      DATA_IN_top[7]}]
  set_property -dict {PACKAGE_PIN F20 IOSTANDARD LVCMOS33} [get_ports {
      START_OF_FRAME_top}]
 set_property -dict {PACKAGE_PIN E20 IOSTANDARD LVCMOS33} [get_ports {
      END_OF_FRAME_top}]
11 set_property -dict {PACKAGE_PIN G20 IOSTANDARD LVCMOS33} [get_ports {RST}]
12 set_property -dict {PACKAGE_PIN D22 IOSTANDARD LVCMOS33} [get_ports {
     FCS_ERROR_top}]
13 ## External clock input
15 # Create a clock constraint using the P-side of the differential pair
```