














## VRAM Circuit

**Interrupt Selection Logic**  
If VDP is selected and writing to the VDP and address line 2 asserted, then we are writing a bit to the INT MODE select latch.

Upon interrupt from the VDP, /NM<sub>I</sub> or /INT is asserted. The diode is there to ensure the interrupt lines are tri-state when there is no interrupt active.

Default is INT

### Output Stage

### Alternative Clock Sources

C6  
27pF Y1  
HC-49/U-S21477270ABJB

Power Section