







Z80 CPU
Clocked at 10 or 20MHz
External RESET signal
Bus Mastering pins exposed
to external header for Flash Prog.




IO Port Decoding
A7-A5 and RD/WR operation qualify device
Along with CPU Signals



SRAM 512KB Banked
Shadow RAM on upper 8k and lower 32k at boot
Fully accessible after Memory Mapping configured




Memory Banking (port 0x00)
D0-D2 Selects A18-A16 on SRAM
D3 enables/disables Shadow ROM
D4 enables/disables ROM
D5-D7 Selects A18-A16 on ROM




Memory Decoding
A15-A13 and RD/WR operation qualify device
with CPU Signals


At boot:
Lower 8k are ROM and Shadow RAM
Middle 24k are RAM
Upper 32k are Cart ROM



ROM 512KB Banked
8KB accessible at boot
Fully accessible after Memory Mapping configured



Decoupling



Sheet: /CPU and Address Decoding/
File: CPU_AddressDecoding.kicad_sch

Title:

Size: USLedger

Date:

Rev:

KiCad E.D.A. 10.0.6

Id: 2/3

