

# LH0080 Z80 CPU Central Processing Unit

## Description

The LH0080 Z80 CPU (Z80 CPU for short below) is a general-purpose 8-bit microprocessor fabricated using an N-channel silicon-gate process.


The LH0080A Z80A, LH0080B Z80B, LH0080E Z80E CPU are the high speed version which can operate at the 4MHz, 6MHz and 8MHz system clock, respectively.

## Features


1. 8-bit parallel processing microprocessor
2. N-channel silicon-gate process
3. 158 instructions (The instruction of the 8080A are included as a subset ; 8080A software compatibility is maintained)
4. 22 registers
5. The capability of 3 modes maskable interrupt and non-maskable interrupt
6. On-chip dynamic memory refresh counter
7. Instruction fetch cycle : 1.6  $\mu$ s(Z80), 1.0  $\mu$ s (Z80A), 0.67  $\mu$ s (Z80B), 0.5  $\mu$ s (Z80E)
8. Single +5V power supply and single phase clock
9. All inputs and outputs fully TTL compatible
10. 40-pin DIP (DIP40-P-600)  
44-pin QFP (QFP44-P-1010A)  
44-pin QFJ (QFJ44-P-S650)

## Pin Connections

LH0080/LH0080A/LH0080B/LH0080E  
LH0080H/LH0080AH




LH0080M/LH0080AM



\* The GND pins must be connected to the GND level.

LH0080U/LH0080AU/LH0080BU




Top View

## ■ Ordering Information

Product	Z80 CPU	Z80A CPU	Z80B CPU	Z80E CPU	Package	Operating temperature
Clock frequency	2.5MHz	4MHz	6MHz	8MHz		
Model No.	LH0080	LH0080A	LH0080B	LH0080E	40-pin DIP	0°C to +70°C
	LH0080H*	LH0080AH*				-20°C to +85°C
	LH0080M	LH0080AM			44-pin QFP	0°C to +60°C
	LH0080U	LH0080AU	LH0080BU		44-pin QFJ	0°C to +70°C

\* H suffix is a wide temperature spec, packaged in 40-pin DIP.

## ■ Block Diagram



Pin numbers apply to 40-pin DIP.

**Pin Description**

Signal	Pin name	I/O	Function
A <sub>0</sub> -A <sub>15</sub>	Address bus	3-state O	System address bus
D <sub>0</sub> -D <sub>7</sub>	Data bus	Bidirectional 3-state	System data bus
M1	Machine cycle one	O	Active "Low". Indicates that the current machine cycle is the OP code fetch cycle of an instruction execution.
MREQ	Memory request	3-state O	Active "Low". Indicates that the address bus holds a valid address for a memory read or memory write operation.
IORQ	I/O request	3-state O	Active "Low". Indicates that the lower 8 bits of the address bus holds a valid I/O address for an I/O read or write operation. Also generated concurrently with M1 during an interrupt acknowledge cycle to indicate an interrupt response.
RD	Memory read	3-state O	Active "Low". Indicates that the CPU wants to read data from memory or an I/O device.
WR	Memory write	3-state O	Active "Low". Indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.
RFSH	Refresh	O	Active "Low". Indicates that the lower 7 bits of the system address bus can be used as a refresh address to the system's dynamic memories. Together with MREQ at "Low".
HALT	Halt state	O	Active "Low". Indicates that a Halt instruction is being executed. While halted, the CPU executes NOPs to maintain memory refresh. The Halt state is cleared with RESET, NMI, or INT (when allowed).
WAIT	Wait	I	Active "Low". Indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a wait state as long as this signal is active.
INT	Maskable interrupt request	I	Active "Low". Generated by I/O devices. The CPU honors a request at the end of the current instruction if the interrupt enable flip-flop is enabled.
NMI	Non-maskable interrupt request	I	Active "Low". Has a higher priority than INT. Always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. Automatically forces the Z80 CPU to restart at location 0066H.
RESET	Reset	I	Active "Low". Resets the interrupt enable flip-flop, the program counter interrupt vector register and the memory refresh register, and sets the interrupt status to Mode 0, in order to initialize the CPU.
BUSRQ	Bus request	I	Active "Low". Has a higher priority than NMI. Always recognized at the end of the current machine cycle. Activated to allow a bus master other than the CPU to control the system bus.
BUSAK	Bus acknowledge	O	Active "Low". Indicates to the requesting device that the external circuitry can control the system bus.
CLOCK	System clock	I	Inputs +5V single-phase clock.

## Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit	Note
Input voltage	V <sub>IN</sub>	-0.3 to +7.0	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0	V	
Operating temperature	Topr	0 to +70	°C	1
		0 to +60		2
		-20 to +85		3
Storage temperature	Tstg	-65 to +150	°C	

Note 1: 40-pin DIP and 44-pin QFP

Note 2: 44-pin QFP

Note 3: 40-pin DIP with wide temperature spec.

## Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

All ac parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.

## DC Characteristics

(V<sub>CC</sub>=5V±5%, Ta=0 to +70°C<sup>Note 1</sup>)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock input low voltage	V <sub>ILO</sub>		-0.3		0.45	V
Clock input high voltage	V <sub>IHC</sub>		V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.3	V
Input low voltage	V <sub>IL</sub>		-0.3		0.8	V
Input high voltage	V <sub>IH</sub>		2.0		V <sub>CC</sub>	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> =1.8mA			0.4	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> =-250 μA	2.4			V
Current consumption	I <sub>CC</sub>		LH0080		150	mA
			LH0080A		200	mA
			LH0080B		200	mA
			LH0080E		200	mA
Input leakage current	I <sub>LI</sub>	0≤V <sub>IN</sub> ≤V <sub>CC</sub>			10	μA
3-state output leakage current in float	I <sub>LEAK</sub>	V <sub>OUT</sub> =0.4V to V <sub>CC</sub>			10	μA

Note 1: Ta=0 to +60°C for 44-pin QFP

Ta=-20 to +85°C for 40-pin DIP with wide temperature spec.



## Capacitance

(f=1MHz, Ta=25°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock capacitance	C <sub>CLOCK</sub>				35	pF
Input capacitance	C <sub>IN</sub>	Unmeasured pins returned to ground			5	pF
Output capacitance	C <sub>OUT</sub>				10	pF

## AC Characteristics

(V<sub>CC</sub>=5V±5%, Ta=0 to +70°C<sup>Note 1)</sup>

No.	Parameter	Symbol	LH0080		LH0080A		LH0080B		LH0080E*		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
1	Clock cycle time	T <sub>cC</sub>	400*		250*		165*		125*		ns
2	Clock pulse width (High)	T <sub>wCh</sub>	180*		110*		65*		55*		ns
3	Clock pulse width (Low)	T <sub>wCl</sub>	180	2000	110	2000	65	2000	55	2000	ns
4	Clock fall time	T <sub>fC</sub>		30		30		20		10	ns
5	Clock rise time	T <sub>rC</sub>		30		30		20		10	ns
6	Clock ↑ to address valid delay	T <sub>dCr</sub> (A)		145		110		90		80	ns
7	Addreess valid to MREQ ↓ delay	T <sub>dA</sub> (MREQf)	125*		65*		35*		20*		ns
8	Clock ↓ MREQ ↓ delay	T <sub>dCf</sub> (MREQf)		100		85		70		60	ns
9	Clock ↑ to MREQ ↑ delay	T <sub>dCr</sub> (MREQr)		100		85		70		60	ns
10	MREQ pulse width (High)	T <sub>wMREQh</sub>	170*		110*		65*		45*		ns
11	MREQ pulse width (Low)	T <sub>wMREQl</sub>	360*		220*		135*		100*		ns
12	Clock ↓ to MREQ ↑ delay	T <sub>dCf</sub> (MREQr)		100		85		70		60	ns
13	Clock ↓ to RD ↓ delay	T <sub>dCf</sub> (RDf)		130		95		80		70	ns
14	Clock ↑ to RD ↑ delay	T <sub>dCr</sub> (RDr)		100		85		70		60	ns
15	Data setup time to clock ↑	T <sub>sD</sub> (Cr)	50		35		30		30		ns
16	Data hold time from RD ↑	T <sub>hD</sub> (RDr)	0		0		0		0		ns
17	WAIT setup time to clock ↓	T <sub>sWAIT</sub> (Cf)	70		70		60		50		ns
18	WAIT hold time after clock ↓	T <sub>hWAIT</sub> (Cf)	0		0		0		0		ns
19	Clock ↑ to M1 ↓ delay	T <sub>dCr</sub> (M1f)		130		100		80		70	ns
20	Clock ↑ to M1 ↑ delay	T <sub>dCr</sub> (M1r)		130		100		80		70	ns
21	Clock ↑ to RFSH ↓ delay	T <sub>dCr</sub> (RFSHf)		180		130		110		95	ns
22	Clock ↑ to RFSH ↑ delay	T <sub>dCr</sub> (RFSHr)		150		120		100		85	ns
23	Clock ↓ to RD ↑ delay	T <sub>dCf</sub> (RDr)		110		85		70		60	ns
24	Clock ↑ to RD ↓ delay	T <sub>dCr</sub> (RDF)		100		85		70		60	ns
25	Data Setup to clock ↑ during M <sub>2</sub> , M <sub>3</sub> , M <sub>4</sub> or M <sub>5</sub> cycles	T <sub>sD</sub> (Cf)	60		50		40		30		ns
26	Address stable prior to IORQ ↓	T <sub>dA</sub> (IORQf)	320*		180*		110*		75*		ns
27	Clock ↑ IORQ ↓ delay	T <sub>dCr</sub> (IORQf)		90		75		65		55	ns
28	Clock ↓ to IORQ ↑ delay	T <sub>dCf</sub> (IORQr)		110		85		70		60	ns
29	Data stable prior to WR ↓	T <sub>dDm</sub> (WRf)	190*		80*		25*		5*		ns
30	Clock ↓ WR ↓ delay	T <sub>dCf</sub> (WRf)		90		80		70		60	ns
31	WR pulse width	T <sub>wWR</sub>	360*		220*		135*		100*		ns
32	Clock ↓ to WR ↑ delay	T <sub>dCr</sub> (WRr)		100		80		70		60	ns
33	Data stable prior to WR ↓	T <sub>dDi</sub> (WRf)	20*		-10*		-55*		-55*		ns
34	Clock ↑ to WR ↓ delay	T <sub>dCr</sub> (WRf)		80		65		60		55	ns
35	Data stable from WR ↑	T <sub>dWRr</sub> (D)	120*		60*		30*		15*		ns
36	Clock ↓ to HALT ↑ or ↓	T <sub>dCf</sub> (HALT)		300		300		260		225	ns
37	NMI pulse width	T <sub>wNMI</sub>	80		80		70		80		ns
38	BUSREQ setup time to clock ↑	T <sub>sBUSRQ</sub> (Cr)	80		50		50		40		ns
39	BUSREQ hold time after clock ↑	T <sub>hBUSRQ</sub> (Cr)	0		0		0		0		ns
40	Clock ↑ to BUSACK ↓ delay	T <sub>dCr</sub> (BUSAKf)		120		100		90		80	ns
41	Clock ↓ to BUSACK ↑ delay	T <sub>dCf</sub> (BUSAKr)		110		100		90		80	ns
42	Clock ↑ to data float delay	T <sub>dCr</sub> (Dz)		90		90		80		70	ns
43	Clock ↑ to control output float delay (MREQ, IORQ, RD, and WR)	T <sub>dCr</sub> (CTz)		110		80		70		60	ns
44	Clock ↑ to address float delay	T <sub>dCr</sub> (Az)		110		90		80		70	ns
45	MREQ ↑, IORQ ↑, RD and WR ↑ to address hold time	T <sub>dCTR</sub> (A)	160*		80*		35*		20*		ns

↑ Rising edge, ↓ Falling edge


Note 1: Ta=0 to +60°C for 44-pin QFP.

Ta=-20 to +85°C for 40-pin DIP with wide temperature spec.

No.	Parameter	Symbol	LH0080		LH0080A		LH0080B		LH0080E*		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
46	RESET ↓ to clock ↑ setup time	TsRESET (Cr)	90		60		60		45		ns
47	RESET from clock!↑ hold time	ThRESET (Cr)	0		0		0		0		ns
48	INT to clock ↑ setup time	TsINTf (Cr)	80		80		70		55		ns
49	INT from clock ↑ hold time	ThINTr (Cr)	0		0		0		0		ns
50	M1 ↓ to IORQ ↓ delay	TdM1f (IORQf)	920*		565*		365*		270*		ns
51	Clockk ↓ to IORQ ↓ delay	TdCf (IORQf)		110		85		70		60	ns
52	Clock ↑ to IORQ ↑ delay	TdCf (IORQr)		100		85		70		60	ns
53	Clock ↓ to data valid delay	TdCf (D)		230		150		130		115	ns

All ac parameters assume a load capacitance of 100 pF. Add 10  $\mu$ s delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for address and control lines.

\*For clock periods other than the minimums shown in the table, calculate parameters using the following expressions.



## Footnotes to AC Characteristics

No.	Symbol	LH0080	LH0080A	LH0080B	LH0080E
1	TcC	TwCh+TwCl+TrC+TfC	TwCh+TwCl+TrC+TfC	TwCh+TwCl+TrC+TfC	TwCh+TwCl+TrC+TfC
2	TwCh	MAX. 200 $\mu$ s			
7	TdA (MREQf)	TwCh+TfC-75	TwCh+TfC-65	TwCh+TfC-50	TwCh+TfC-45
10	TwMREQh	TwCh+TfC-30	TwCh+TfC-20	TwCh+TfC-20	TwCh+TfC-20
11	TwMREQ1	TcC-40	TcC-30	TcC-30	TcC-25
26	TdA (IORQf)	TcC-80	TcC-70	TcC-55	TcC-50
29	TdD (WRf)	TcC-210	TcC-170	TcC-140	TcC-120
31	TwWR	TcC-40	TcC-30	TcC-30	TcC-25
33	TdD (WRf)	TwCl+TrC-180	TwCl+TrC-140	TwCl+TrC-140	TwCl+TrC-120
35	TdWRr (D)	TwCl+TrC-80	TwCl+TrC-70	TwCl+TrC-55	TwCl+TrC-50
45	TdCTr (A)	TwCl+TrC-40	TwCl+TrC-50	TwCl+TrC-50	TwCl+TrC-45
50	TdM1f (IORQf)	2Tch+TwCh+TfC-80	2Tch+TwCh+TfC-65	2Tch+TwCh+TfC-50	2Tch+TwCh+TfC-45

## AC Test Conditions :

$V_{IH}=2.0V$      $V_{IHC}=V_{CC}-0.6V$      $V_{OH}=2.0V$     FLOAT =  $\pm 0.5$   
 $V_{IL}=0.8V$      $V_{ILC}=0.45V$      $V_{OL}=0.8V$

## CPU Timing

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:


- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

### (1) Instruction Opcode Fetch

The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Fig. 1). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the WAIT input with the falling edge of clock state T<sub>2</sub>. During clock states T<sub>3</sub> and T<sub>4</sub> of an M1 cycle dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.



Note: T<sub>w</sub>-Wait cycle added when necessary for slow ancillary devices.

Fig. 1 Instruction opcode fetch

### (2) Memory Read or Write Cycles

Fig. 2 shows the timing of memory read or write cycles other than an opcode fetch (M1) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle, MREQ also becomes active when the address bus is stable. The WR line is active when the data bus is stable, so that it can be used directly as an R/W pulse to most semiconductor memories.

### (3) Input or Output Cycles

Fig. 3 shows the timing for an I/O read or I/O write operation.

During I/O operations, the CPU automatically inserts a single wait state (T<sub>w</sub>). This extra wait state allows sufficient time for an I/O port to decode the address from the port address lines.




Fig. 2 Memory read or write cycles




Fig. 3 Input or output

**(4) Interrupt request/acknowledge cycle**

The CPU samples the interrupt signal with the rising edge of the last clock at the end of any instruction (Fig. 4). When an interrupt is accepted, a special M1 cycle is generated. During this M1 cy-

cle, IORQ becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two wait states to this cycle.





Fig. 4 Interrupt request/acknowledge cycle

### (5) Non-maskable interrupt request cycle

NMI is sampled at the same time as the maskable interrupt INT but has higher priority and cannot be disabled under software control.

The subsequent timing is similar to that of a nor-

mal instruction fetch except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the NMI service routine located at address 0066H (Fig. 5).



\*Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge must occur no later than rising edge of the clock cycle preceding  $T_{LAST}$ .


Fig. 5 Non-maskable interrupt request operation

### (6) Bus request/acknowledge cycle

The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Fig. 6). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR lines to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.

### (7) Reset cycle


RESET must be active for at least three clock cycles for the CPU to properly accept it. As long as RESET remains active, the address and data buses float, and the control outputs are inactive. Once RESET goes inactive, three internal T cycles are consumed before the CPU resumes normal processing operation. RESET clears the PC register, so the first opcode fetch will be location 0000 (Fig. 8).



Note:  $T_L$ =Last state of any M cycle.

$T_x$ =An arbitrary clock cycle used by requesting device.

Fig. 6 Z-bus request/acknowledge cycle



Note:  $\overline{INT}$  will also force a Halt exit.

Fig. 7 Halt acknowledge cycle




Fig. 8 Reset cycle

5




Fig. 9 Timing diagram when M1 cycle has no wait state

**〈Reference〉**

The RAM contents may be adversely affected by resetting the CPU while it is in operation.

To prevent this, a **RESET** signal should be input in the following timings.

(1) No wait state in the M1 cycle

Input a **RESET** signal to start sampling this signal at the clock rising in the M1 cycle's  $T_2$  state.

(See Fig. 9.)

(2) A wait state in the M1 cycle

Input a **RESET** signal to start sampling this signal at the clock rising in the M1 cycle's  $T_3$  state.  
(See Fig. 10.)





Fig. 10 Reset circuit and timing diagram when  
M1 cycle has a wait state

## CPU Registers

A Accumulator	F Flag Register	A' Accumulator	F' Flag Register
B General Purpose	C General Purpose	B' General Purpose	C' General Purpose
D General Purpose	E General Purpose	D' General Purpose	E' General Purpose
H General Purpose	L General Purpose	H' General Purpose	L' General Purpose



## Architecture

### (1) CPU Registers

(i) **Program Counter (PC)** The program counter holds the 16 bits memory address of a current instruction. The CPU fetches the contents from memory address specified by the PC.

The PC feeds the data to the address line, automatically setting the PC value to +1. When a program jump takes place, a new value is directly set to the PC.

(ii) **Stack Pointer (SP)** The stack pointer holds the top 16-bit address of the stack with an external RAM. An external file is based on LIFO (Last-In, First-Out).

The data are transferred between a CPU-specified register and the stack by a PUSH or POP instruction. The last-pushed data are first popped from the stack.

(iii) **Index Register (IX & IY)** For index mode addressing, there are independent index registers IX and IY, each of which holds 16-bit reference address.

In the index mode, the index registers are used to designate the memory area for data input/output.

With an INDEX ADDRESSING instruction, an effective address comes by adding a one-byte displacement to the register content. This displacement is an integral signed two's complement number.

(iv) **Interrupt Register (I)** The Z80 CPU has indirect subroutine call mode for any memory area according to an interrupt. For this purpose, this register stores the upper 8 bits of memory address for vectored interrupt processing and the lower 8 bits for the interrupting device.

(v) **Refresh Register (R)** The built-in refresh register provides user-transparent dynamic memory refresh. Its lower 7 bits are automatically incremented during each instruction fetch cycle.

While the CPU records a fetched instruction and executes the instruction, the refresh register data are placed on the address bus by a REFRESH control signal.

### (vi) Accumulator and Flag Register (A & F)

The CPU has also two independent 8-bit accumulators in combination with two 8-bit flag registers.

The accumulators store an operand or the results of an 8-bit operation. The flag registers, on the other hand, deal with the results of an 8-bit or 16-bit operation; for example, seeing if the result is equal to 0 or not.

(vii) **General-Purpose Registers** There are several pairs of general-purpose registers. In each pair, they can be used separately or as a 16-bit paired register. The paired registers are BC, DE, HL, as well as BC' DE' HL'. Either of these sets can work by an "Exchange" instruction at any time on a program.

### (2) Arithmetic/Logical Unit (ALU)

An 8-bit arithmetic/logical operation instruction is executed by the ALU inside the CPU. The ALU connects to each register through the internal bus for data transfer between them.

### (3) Instruction Register, CPU Control

Each instruction is read out of the memory, held in the instruction register, and decoded. The con-

trol unit controls this action and gives control signals necessary to read and write data from and to the registers.

The control unit also makes ALU control signal and other external control signals.

**Interrupts : General Operation** The Z80 CPU accepts two interrupt input signals: NMI and INT. The NMI is a non-maskable interrupt and has the highest priority. INT is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate.

### (1) Non-Maskable Interrupt (NMI)

The non-maskable interrupt will be accepted at all times by the CPU.

After recognition of the NMI signal, the CPU jumps to restart location 0066H.

### (2) Maskable Interrupt (INT)

The maskable interrupt, INT, has three programmable response modes available.

(i) **Mode 0 Interrupt Operation.** This mode is similar to the 8080A microprocessor interrupt service procedures. The interrupting de-

vice places an instruction on the data bus. This is a Restart instruction or a Call instruction.

(ii) **Mode 1 Interrupt Operation.** Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has a restart location of 0038H only.

(iii) **Mode 2 Interrupt Operation.** This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address (16 bits) of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8-bits and the contents of the I register as the upper 8-bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that address.

All the Z80 peripheral devices have the interrupt priority circuit with a daisy-chain configuration. During an interrupt acknowledge cycle, vectors are automatically fed. For more details, refer to the Z80 PIO description.




Fig. 1 Mode 2 interrupt diagram

## ■ Instruction Set

Table 1 8-bit load group

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments	
		76 543 210	(Basic)	C	Z	P/V	S	N	H					
LD r, r'	r ← r'	01	r r'	40+	●	●	●	●	●	●	1	1	4	
LD r, n	r ← n	00	r 110	06+	●	●	●	●	●	●	2	2	7	
LD r, (HL)	r ← (HL)	01	r 110	46+	●	●	●	●	●	●	1	2	7	
LD r, (IX+d)	r ← (IX+d)	11	011 101	DD	●	●	●	●	●	●	3	5	19	
		01	r 110	46+										
LD r, (IY+d)	r ← (IY+d)	11	111 101	FD	●	●	●	●	●	●	3	5	19	
		01	r 110	46										
LD (HL), r	(HL) ← r	01	110 r	70+	●	●	●	●	●	●	1	2	7	
LD (IX+d), r	(IX+d) ← r	11	011 101	DD	●	●	●	●	●	●	3	5	19	
		01	110 r	70+										
LD (IY+d), r	(IY+d) ← r	11	111 101	FD	●	●	●	●	●	●	3	5	19	
		01	110 r	70+										
LD (HL), n	(HL) ← n	00	110 110	36	●	●	●	●	●	●	2	3	10	
LD (IX+d), n	(IX+d) ← n	11	011 101	DD	●	●	●	●	●	●	4	5	19	
		00	110 110	36										
LD (IY+d), n	(IY+d) ← n	11	111 101	FD	●	●	●	●	●	●	4	5	19	
		00	110 110	36										
LD A, (BC)	A ← (BC)	00	001 010	0A	●	●	●	●	●	●	1	2	7	
LD A, (DE)	A ← (DE)	00	011 010	1A	●	●	●	●	●	●	1	2	7	
LD A, (nn)	A ← (nn)	00	111 010	3A	●	●	●	●	●	●	3	4	13	
		●	n →											
LD (BC), A	(BC) ← A	00	000 010	02	●	●	●	●	●	●	1	2	7	
LD (DE), A	(DE) ← A	00	010 010	12	●	●	●	●	●	●	1	2	7	
LD (nn), A	(nn) ← A	00	110 010	32	●	●	●	●	●	●	3	4	13	
		●	n →											
LD A, I	A ← I	11	101 101	ED	●	↑	IFF	↑	0	0	2	2	9	
		01	010 111	57										
LD A, R	A ← R	11	101 101	ED	●	↑	IFF	↑	0	0	2	2	9	
		01	011 111	5F										
LD I, A	I ← A	11	101 101	ED	●	●	●	●	●	●	2	2	9	
		01	000 111	47										
LD R, A	R ← A	11	101 101	ED	●	●	●	●	●	●	2	2	9	
		01	001 111	4F										

Notes : r, r' means any of the registers A, B, C, D, E, H, L, IFF the content of the interrupt enable flip-flop, (IFF) is copied into the P/V flag.

Flags : C (carry), Z (zero), S (sign), P/V (parity/overflow), H (half carry), N (add/subtract).

: ● = unchanged, 0 = reset, 1 = set, X = undefined.

: ↑ set or reset according to the result of the operation.



Table 2 16-bit load group

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments
		76 543 210	(Basic)	C	Z	P/V	S	N	H				
LD dd, nn	dd $\leftarrow$ nn	00 dd0 001 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	01 +	●	●	●	●	●	●	3	3	10	
LD IX, nn	IX $\leftarrow$ nn	11 011 101 00 100 001 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	DD 21	●	●	●	●	●	●	4	4	14	
LD IY, nn	IY $\leftarrow$ nn	11 111 101 00 100 001 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	FD 21	●	●	●	●	●	●	4	4	14	
LD HL, (nn)	H $\leftarrow$ (nn+1) L $\leftarrow$ (nn)	00 101 010 01 dd1 011 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	2A	●	●	●	●	●	●	3	5	16	
LD dd, (nn)	dd <sub>H</sub> $\leftarrow$ (nn+1) dd <sub>L</sub> $\leftarrow$ (nn)	11 101 101 01 dd1 011 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	ED 4B +	●	●	●	●	●	●	4	6	20	Upper byte comes next.
LD IX, (nn)	IX <sub>H</sub> $\leftarrow$ (nn+1) IX <sub>L</sub> $\leftarrow$ (nn)	11 011 101 00 101 010 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	DD 2A	●	●	●	●	●	●	4	6	20	
LD IY, (nn)	IY <sub>H</sub> $\leftarrow$ (nn+1) IY <sub>L</sub> $\leftarrow$ (nn)	11 111 101 00 101 010 $\leftarrow$ n $\rightarrow$	FD 2A	●	●	●	●	●	●	4	6	20	
LD (nn), HL	(nn+1) $\leftarrow$ H (nn) $\leftarrow$ L	00 100 010 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	22	●	●	●	●	●	●	3	5	16	
LD (nn), dd	(nn+1) $\leftarrow$ dd <sub>H</sub> (nn) $\leftarrow$ dd <sub>L</sub>	11 101 101 01 dd0 011 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	ED 43 +	●	●	●	●	●	●	4	6	20	
LD (nn), IX	(nn+1) $\leftarrow$ IX <sub>H</sub> (nn) $\leftarrow$ IX <sub>L</sub>	11 011 101 00 100 010 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	DD 22	●	●	●	●	●	●	4	6	20	
LD (nn), IY	(nn+1) $\leftarrow$ IY <sub>H</sub> (nn) $\leftarrow$ IY <sub>L</sub>	11 111 101 00 100 010 $\leftarrow$ n $\rightarrow$ $\leftarrow$ n $\rightarrow$	FD 22	●	●	●	●	●	●	4	6	20	
LD SP, HL	SP $\leftarrow$ HL	11 111 001	F9	●	●	●	●	●	●	1	1	6	
LD SP, IX	SP $\leftarrow$ IX	11 011 101 11 111 001	DD F9	●	●	●	●	●	●	2	2	10	
LD SP, IY	SP $\leftarrow$ IY	11 111 101 11 111 001	FD F9	●	●	●	●	●	●	2	2	10	
PUSH qq	(SP-2) $\leftarrow$ qq <sub>H</sub> (SP-1) $\leftarrow$ qq <sub>L</sub>	11 qq0 101	C5 +	●	●	●	●	●	●	1	3	11	
PUSH IX	(SP-2) $\leftarrow$ IX <sub>L</sub> (SP-1) $\leftarrow$ IX <sub>H</sub>	11 011 101 11 100 101	DD E5	●	●	●	●	●	●	2	4	15	
PUSH IY	(SP-2) $\leftarrow$ IY <sub>L</sub> (SP-1) $\leftarrow$ IY <sub>H</sub>	11 111 101 11 100 101	FD E5	●	●	●	●	●	●	2	4	15	
POP qq	qq <sub>H</sub> $\leftarrow$ (SP+1) qq <sub>L</sub> $\leftarrow$ (SP)	11 qq0 001	C1 +	●	●	●	●	●	●	1	3	10	
POP IX	IX <sub>H</sub> $\leftarrow$ (SP+1) IX <sub>L</sub> $\leftarrow$ (SP)	11 011 101 11 100 001	DD E1	●	●	●	●	●	●	2	4	14	
POP IY	IY <sub>H</sub> $\leftarrow$ (SP+1) IY <sub>L</sub> $\leftarrow$ (SP)	11 111 101 11 100 001	FD E1	●	●	●	●	●	●	2	4	14	

Notes : dd is any of the register pairs BC, DE, HL, SP.

qq is any of the register pairs AF, BC, DE, HL.

(PAIR)<sub>H</sub>, (PAIR)<sub>L</sub> refer to high order and low order eight bits of the register pair respectively, e.g., BC<sub>L</sub>=C, AF<sub>H</sub>=A.

Flags : ● = unchanged, 0 = reset, 1 = set, X = undefined, ‡ = set or reset according to the result of the operation

Table 3 Exchange, block transfer, block search groups

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments
		76 543 210 (Basic)	C Z P/V S N H										
EX DE, HL	DE $\leftrightarrow$ HL	11 101 011	EB	● ● ● ● ● ●						1	1	4	
EX AF, AF'	AF $\leftrightarrow$ AF'	00 001 000	08	● ● ● ● ● ●						1	1	4	
EXX	$\begin{array}{ c c } \hline BC & BC' \\ \hline DE & \xleftarrow{\quad\quad} DE' \\ \hline HL & HL' \\ \hline \end{array}$	11 011 001	D9	● ● ● ● ● ●						1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	H $\leftrightarrow$ (SP+1) L $\leftrightarrow$ (SP)	11 100 011	E3	● ● ● ● ● ●						1	5	19	
EX (SP), IX	IX <sub>H</sub> $\leftrightarrow$ (SP+1) IX <sub>L</sub> $\leftrightarrow$ (SP)	11 011 101 11 100 011	DD E3	● ● ● ● ● ●						2	6	23	
EX (SP), IY	IY <sub>H</sub> $\leftrightarrow$ (SP+1) IY <sub>L</sub> $\leftrightarrow$ (SP)	11 111 101 11 100 011	FD E3	● ● ● ● ● ●						2	6	23	
LDI	(DE) $\leftarrow$ (HL) DE $\leftarrow$ DE+1 HL $\leftarrow$ HL+1 BC $\leftarrow$ BC-1	11 101 101 10 100 000	ED AO	● ● $\ddagger$ ①	●	0	0	0	0	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) $\leftarrow$ (HL) DE $\leftarrow$ DE+1 HL $\leftarrow$ HL+1 BC $\leftarrow$ BC-1	11 101 101 10 110 000	ED B0	● ● 0	●	0	0	0	0	2	5	21	If BC $\neq$ 0
	If BC=0 end									2	4	16	If BC=0
LDD	(DE) $\leftarrow$ (HL) DE $\leftarrow$ DE-1 HL $\leftarrow$ HL-1 BC $\leftarrow$ BC-1	11 101 101 10 101 000	ED A8	● ● $\ddagger$ ①	●	0	0	0	0	2	4	16	
LDDR	(DE) $\leftarrow$ (HL) DE $\leftarrow$ DE-1 HL $\leftarrow$ HL-1 BC $\leftarrow$ BC-1	11 101 101 10 111 000	ED B8	● ● 0	●	0	0	0	0	2	5	21	If BC $\neq$ 0
	If BC=0 end									2	4	16	If BC=0
CPI	A $\leftarrow$ (HL) HL $\leftarrow$ HL+1 BC $\leftarrow$ BC-1	11 101 101 10 100 001	ED A1	● $\ddagger$ ②	● $\ddagger$ ①	●	1	1	$\ddagger$	2	4	16	
CPIR	A $\leftarrow$ (HL) HL $\leftarrow$ HL+1 BC $\leftarrow$ BC-1	11 101 101 10 110 001	ED B1	● $\ddagger$ ②	● $\ddagger$ ①	●	1	1	$\ddagger$	2	5	21	If BC $\neq$ 0 and A $\neq$ (HL)
	If A = (HL) or BC=0 end									2	4	16	If BC=0 or A = (HL)
CPD	A $\leftarrow$ (HL) HL $\leftarrow$ HL-1 BC $\leftarrow$ BC-1	11 101 101 10 101 001	ED A9	● $\ddagger$ ②	● $\ddagger$ ①	●	1	1	$\ddagger$	2	4	16	
CPDR	A $\leftarrow$ (HL) HL $\leftarrow$ HL-1 BC $\leftarrow$ BC-1	11 101 101 10 111 001	ED B9	● $\ddagger$ ②	● $\ddagger$ ①	●	1	1	$\ddagger$	2	5	21	If BC $\neq$ 0 and A $\neq$ (HL)
	If A = (HL) or BC=0 end									2	4	16	If BC=0 or A = (HL)

Note: ①P/V flag is 0 if the result of BC=0, otherwise P/V=1

②Z flag is 1 if A = (HL), otherwise Z=0

Flags : ● = unchanged

0 = set, 1 = reset

 $\ddagger$  = set or reset according to the result of the operation

Table 4 8-bit arithmetic and logical group

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments	
		76 543 210	(Basic)	C	Z	P/V	S	N	H					
ADD A, r	A $\leftarrow$ A + r	10 k r	80+	†	†	V	†	0	†	1	1	4	r	Reg.
ADD A, n	A $\leftarrow$ A + n	11 k 110	C6+	†	†	V	†	0	†	2	2	7	000	B
		← n →											001	C
ADD A, (HL)	A $\leftarrow$ A + (HL)	10 k 110	86+	†	†	V	†	0	†	1	2	7	010	D
ADD A, (IX+d)	A $\leftarrow$ A + (IX+d)	11 011 101	DD	†	†	V	†	0	†	3	5	19	011	E
		10 k 110	86+										100	H
ADD A, (IY+d)	A $\leftarrow$ A + (IY+d)	11 111 101	FD	†	†	V	†	0	†	3	5	19	101	L
		10 k 110	86+										111	A
	← d →												Mnemonic	k
ADC A, s	A $\leftarrow$ A+s+C	4 types available based on the above ADD instruction (see Comments)		†	†	V	†	0	†	1*1	1*1	4*1	ADD	000
SUB s	A $\leftarrow$ A-s			†	†	V	†	1	†				ADC	001
SBC A, s	A $\leftarrow$ A-s-C			†	†	V	†	1	†				SUB	010
AND s	A $\leftarrow$ A $\wedge$ s			0	†	P	†	0	1				SBC	011
OR s	A $\leftarrow$ A $\vee$ s			0	†	P	†	0	0	2	2	7	AND	100
XOR s	A $\leftarrow$ A $\oplus$ s			0	†	P	†	0	0	1	2	7	OR	110
CP s	A-s			†	†	V	†	1	†	3	5	19	XOR	101
INC r	r $\leftarrow$ r+1	00 r ℓ	00+	●	†	V	†	0	†	1	1	4	CP	111
INC (HL)	(HL) $\leftarrow$ (HL)+1	00 110 ℓ	30+	●	†	V	†	0	†	1	3	11	S=r, n, (HL), (IX+d), (IY+d)	
INC (IX+d)	(IX+d) $\leftarrow$ (IX+d)+1	11 011 101	DD	●	†	V	†	0	†	3	6	23		
		00 110 ℓ	30+										Mnemonic	ℓ
INC (IY+d)	(IY+d) $\leftarrow$ (IY+d)+1	11 111 101	FD	●	†	V	†	0	†	3	6	23	INC	100
		00 110 ℓ	30+										DEC	101
DEC m	m $\leftarrow$ m-1	4 types available based on the above INC instruction		●	†	V	†	1	†	1*2	1*2	4*2	m=r, (HL), (IX+d), (IY+d)	
													1	3
													3	6
													3	23

Note : V and P mean overflow and parity, respectively.

Flags : ●=unchanged

0=reset

1=set

X=undefined

†=set or reset according to the result of the operation

\*1: depends on s.

\*2: depends on m.

Table 5 General purpose arithmetic and CPU control groups

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments
		76 543 210	(Basic)	C	Z	P/V	S	N	H				
DAA	Decimal adjustment (add/subtract)	00 100 111	27	†	†	P	†	●	†	1	1	4	Decimal adjust accumulator.
CPL	A $\leftarrow$ A	00 101 111	2F	●	●	●	●	1	1	1	1	4	Complement accumulator (one's complement).
NEG	A $\leftarrow$ 0-A	11 101 101 01 000 100	ED 44	†	†	V	†	1	†	2	2	8	Negate acc. (two's complement).
CCF	C $\leftarrow$ C	00 111 111	3F	†	●	●	●	0	X	1	1	4	Complement carry flag.
SCF	C $\leftarrow$ 1	00 110 111	37	1	●	●	●	0	0	1	1	4	Set carry flag.
NOP	No operation	00 000 000	00	●	●	●	●	●	●	1	1	4	
HALT	CPU halted	01 110 110	76	●	●	●	●	●	●	1	1	4	
DI	IFF $\leftarrow$ 0	11 110 011	F3	●	●	●	●	●	●	1	1	4	Interrupt not enable
EI	IFF $\leftarrow$ 1	11 111 011	FB	●	●	●	●	●	●	1	1	4	Interrupt enable
IM 0	Set interrupt mode 0	11 101 101 01 000 110	ED 46	●	●	●	●	●	●	2	2	8	Set interrupt mode.
IM 1	Set interrupt mode 1	11 101 101 01 010 110	ED 56	●	●	●	●	●	●	2	2	8	
IM 2	Set interrupt mode 2	11 101 101 01 011 110	ED 5E	●	●	●	●	●	●	2	2	8	

Note : IFF indicates the interrupt enable flip-flop, CY indicates the carry flip-flop.

Flags : ● = unchanged, 0 = reset, 1 = set, X = undefined, † = set or reset according to the result of the operation

Table 6 16-bit arithmetic group

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments
		76 543 210	(Basic)	C	Z	P/V	S	N	H				
ADD HL, ss	HL $\leftarrow$ HL + ss	00 ss1 001	09+	†	●	●	●	0	X	1	3	11	ss      Reg. 00      BC 01      DE 10      HL 11      SP
ADC HL, ss	HL $\leftarrow$ HL + ss+C	11 101 101 01 ss1 010	ED 4A+	†	†	V	†	0	X	2	4	15	
SBC HL, ss	HL $\leftarrow$ HL - ss-C	11 101 101 01 ss0 010	ED 42+	†	†	V	†	1	X	2	4	15	
ADD IX, pp	IX $\leftarrow$ IX+pp	11 011 101 00 pp1 001	DD 09+	†	●	●	●	0	X	2	4	15	
ADD IY, rr	IY $\leftarrow$ IY+rr	11 111 101 00 rr1 001	FD 09+	†	●	●	●	0	X	2	4	15	pp      Reg. 00      BC 01      DE 10      IX 11      SP
INC ss	ss $\leftarrow$ ss+1	00 ss0 011	03+	●	●	●	●	●	●	1	1	6	
INC IX	IX $\leftarrow$ IX+1	11 011 101 00 100 011	DD 23	●	●	●	●	●	●	2	2	10	
INC IY	IY $\leftarrow$ IY+1	11 111 101 00 100 011	FD 23	●	●	●	●	●	●	2	2	10	
DEC ss	ss $\leftarrow$ ss-1	00 ss1 011	0B+	●	●	●	●	●	●	1	1	6	rr      Reg. 00      BC 01      DE 10      IY 11      SP
DEC IX	IX $\leftarrow$ IX-1	11 011 101 00 101 011	DD 2B	●	●	●	●	●	●	2	2	10	
DEC IY	IY $\leftarrow$ IY-1	11 111 101 00 101 011	FD 2B	●	●	●	●	●	●	2	2	10	

Note : ss is any of the register pairs BC, DE, HL, SP.

pp is any of the register pairs BC, DE, IX, SP.

rr is any of the register pairs BC, DE, IY, SP.

Flags : ● = unchanged, 0 = reset, 1 = set, X = undefined, † = set or reset according to the result of the operation

Table 7 Rotate and shift groups

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments																
		76 543 210	(Basic)	C	Z	P/V	S	N	H																				
RLCA		00 000 111	07	†	●	●	●	0	0	1	1	4	Rotate left circular accumulator.																
RLA		00 010 111	17	†	●	●	●	0	0	1	1	4	Rotate left accumulator.																
RRCA		00 001 111	0F	†	●	●	●	0	0	1	1	4	Rotate right circular accumulator.																
RRA		00 011 111	1F	†	●	●	●	0	0	1	1	4	Rotate right accumulator.																
RLCr		11 001 011 00 k r 00 +	CB	†	†	P	†	0	0	2	2	8	Rotate left circular register r.  <table border="1"><tr><td>r</td><td>Reg.</td></tr><tr><td>000</td><td>B</td></tr><tr><td>001</td><td>C</td></tr><tr><td>010</td><td>D</td></tr><tr><td>011</td><td>E</td></tr><tr><td>100</td><td>H</td></tr><tr><td>101</td><td>L</td></tr><tr><td>111</td><td>A</td></tr></table>	r	Reg.	000	B	001	C	010	D	011	E	100	H	101	L	111	A
r	Reg.																												
000	B																												
001	C																												
010	D																												
011	E																												
100	H																												
101	L																												
111	A																												
RLC (HL)		11 001 011 00 k 110 06 +	CB	†	†	P	†	0	0	2	4	15																	
RLC (IX+d)		11 011 101 11 001 011 ← d → 00 k 110 06 +	DD CB	†	†	P	†	0	0	4	6	23																	
RLC (IY+d)		11 111 101 11 001 011 ← d → 00 k 110 06 +	FD CB	†	†	P	†	0	0	4	6	23																	
RL m				†	†	P	†	0	0				Mnemonic   k																
RRC m				†	†	P	†	0	0				RLC   000																
RR m				†	†	P	†	0	0	2*	2*	8*	RRC   001																
SLA m				†	†	P	†	0	0	2	4	15	RL   010																
SRA m				†	†	P	†	0	0	4	6	23	RR   011																
SRL m				†	†	P	†	0	0	4	6	23	SLA   100																
													SRA   101																
													SRL   111																
													m=r, (HL), (IX+d), (IY+d)																
													*depends on m.																
RLD		11 101 101 01 101 111	ED 6F	●	†	P	†	0	0	2	5	18	Rotate digit left and right between the accumulator and location (HL).																
RRD		11 101 101 01 100 111	ED 67	●	†	P	†	0	0	2	5	18	The content of the upper half of the accumulator is unaffected.																

Flags : ● = unchanged

0 = reset

1 = set

X = undefined

† = set or reset according to the result of the operation

Table 8 Bit set, reset and test group

Mnemonic	Symbolic operation	OP code	HEX code	Flags					No. of Bytes	No. of M Cycles	No. of T States	Comments		
		76 543 210	(Basic)	C	Z	P/V	S	N	H					
BIT b, r	$Z \leftarrow r_b$	11 001 011 01 b r	CB 40+	●	†	X	X	0	1	2	2	8	r Reg.	
	$Z \leftarrow (HL)_b$	11 001 011 01 b 110	CB 46+	●	†	X	X	0	1	2	3	12		
	$Z \leftarrow (IX+d)_b$	11 011 101 11 001 011 ← d → 01 b 110	DD CB 46+	●	†	X	X	0	1	4	5	20		
	$Z \leftarrow (\bar{Y}+d)_b$	11 111 101 11 001 011 ← d → 01 b 110	FD CB 46+	●	†	X	X	0	1	4	5	20		
	$r_b \leftarrow 1$	11 001 011 a b r	CB	●	●	●	●	●	●	2	2	8		
	$(HL)_b \leftarrow 1$	11 001 011 a b 110	CB 06+	●	●	●	●	●	●	2	4	15		
	$(IX+d)_b \leftarrow 1$	11 011 101 11 001 011 ← d → a b 110	DD CB 06+	●	●	●	●	●	●	4	6	23		
	$(\bar{Y}+d)_b \leftarrow 1$	11 111 101 11 001 011 ← d → a b 110	FD CB 06+	●	●	●	●	●	●	4	6	23		
RES b, m	$m_b \leftarrow 0$									2*	2*	8*	m=r, (HL), (IX+d), ( $\bar{Y}$ +d) *depends on m	
										2	4	15		
										4	6	23		
										4	6	23		

Note : The notation  $m_b$  indicates bit b (0 to 7) or location m.

Flags : ● = unchanged

0 = reset

1 = set

X = undefined

† = set or reset according to the result of the operation



Table 9 Jump group

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments		
		76 543 210	(Basic)	C	Z	P/V	S	N	H						
JP nn	PC $\leftarrow$ nn	11 000 011	C3	●	●	●	●	●	●	3	3	10	cc Condition		
		$\leftarrow$ n $\rightarrow$													
		$\leftarrow$ n $\rightarrow$													
JP cc, nn	If condition cc is true PC $\leftarrow$ nn, otherwise continue	11 cc 010	C2+	●	●	●	●	●	●	3	3	10			
		$\leftarrow$ n $\rightarrow$													
		$\leftarrow$ n $\rightarrow$													
JR e	PC $\leftarrow$ PC+e	00 011 000	18	●	●	●	●	●	●	2	3	12			
		$\leftarrow$ e-2 $\rightarrow$													
JR C, e	If C=1	00 111 000	38	●	●	●	●	●	●	2	3	12	NZ : non-zero Z : zero C : carry PO : parity odd PE : parity even P : sign positive M : sign negative		
	PC $\leftarrow$ PC+e			$\leftarrow$ e-2 $\rightarrow$											
JR NC, e	If C=0	00 110 000	30	●	●	●	●	●	●	2	3	12			
	PC $\leftarrow$ PC+e			$\leftarrow$ e-2 $\rightarrow$											
JR Z, e	If C=1	00 101 000	28	●	●	●	●	●	●	2	3	12			
	continue			$\leftarrow$ e-2 $\rightarrow$											
JR NZ, e	If Z=0	00 100 000	20	●	●	●	●	●	●	2	3	12			
	PC $\leftarrow$ PC+e			$\leftarrow$ e-2 $\rightarrow$											
JP (HL)	If Z=1	00 101 000	20	●	●	●	●	●	●	2	2	7			
	continue			$\leftarrow$ e-2 $\rightarrow$											
JP (IX)	PC $\leftarrow$ IX	11 011 101	DD	●	●	●	●	●	●	2	2	8			
		11 101 001	E9												
JP (IY)	PC $\leftarrow$ IY	11 111 101	FD	●	●	●	●	●	●	2	2	8			
		11 101 001	E9												
DJNZ, e	If B $\leftarrow$ B-1	00 010 000	10	●	●	●	●	●	●	2	3	13			
	B $\neq$ 0			$\leftarrow$ e-2 $\rightarrow$											
	PC $\leftarrow$ PC+1														
	If B=0														
	continue														

Note : e represents the extension in the relative addressing mode.

e is a signed two's complement number in the range &lt;-126, 129&gt;

e - 2 in the opcode provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e. e itself is obtained from opcode position.

Flags : ● = unchanged

0 = reset

1 = set

X = undefined

† = set or reset according to the result of the operation

Table 10 Call and return group

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments		
		76 543 210	(Basic)	C	Z	P/V	S	N	H						
CALL nn	$(SP-1) \leftarrow PC_L$ $(SP-2) \leftarrow PC_U$ $PC \leftarrow nn$	11 001 101	CD	●	●	●	●	●	●	3	5	17	cc	Condition	
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	11 cc 100	C4 +	●	●	●	●	●	●	3	5	17	000	NZ	
				← n →	← n →	← n →	← n →	← n →	← n →	3	3	10	001	Z	
RET	$PC_L \leftarrow (SP)$ $PC_H \leftarrow (SP+1)$	11 001 001	C9	●	●	●	●	●	●	1	3	10	010	NC	
RET cc	If condition cc is false continue, otherwise same as RET	11 cc 000	CO +	●	●	●	●	●	●	1	3	11	011	C	
				← n →	← n →	← n →	← n →	← n →	← n →	1	1	5	100	PO	
RETI	Return from interrupt	11 101 101	ED	●	●	●	●	●	●	2	4	14	101	PE	
RETN	Return from non-maskable interrupt	01 001 101	4D										110	P	
				11 101 101	ED	●	●	●	●	●	2	4	14	111	M
RST p	$(SP-1) \leftarrow PC_H$ $(SP-2) \leftarrow PC_U$ $PC_H \leftarrow 0$ $PC_L \leftarrow p$	11 t 111	C7 +	●	●	●	●	●	●	1	3	11	r	p	
				11 000 101	45	●	●	●	●	●	●	●	000	00H	
				11 000 101	45	●	●	●	●	●	●	●	001	08H	
				11 000 101	45	●	●	●	●	●	●	●	010	10H	
				11 000 101	45	●	●	●	●	●	●	●	011	18H	
				11 000 101	45	●	●	●	●	●	●	●	100	20H	
				11 000 101	45	●	●	●	●	●	●	●	101	28H	
				11 000 101	45	●	●	●	●	●	●	●	110	30H	
				11 000 101	45	●	●	●	●	●	●	●	111	38H	

Flags : ● = unchanged

0 = reset

1 = set

X = undefined

† = set or reset according to the result of the operation



Table 11 Input and output group

Mnemonic	Symbolic operation	OP code	HEX code	Flags						No. of Bytes	No. of M Cycles	No. of T States	Comments
		76 543 210	(Basic)	C	Z	P/V	S	N	H				
IN A, (n)	A ← (n) ← n →	11 011 011	DB	●	●	●	●	●	●	2	3	11	n → A <sub>0</sub> -A <sub>7</sub> Acc → A <sub>8</sub> -A <sub>15</sub>
IN r, (C)	r ← (C) 01 r 000	11 101 101 40+	ED	●	†	P	†	0	†	2	3	12	
INI	(HL) ← (C) B ← B-1 HL ← HL+1	11 101 101 10 100 010	ED A2	X	† ①	X	X	1	X	2	4	16	C → A <sub>0</sub> -A <sub>7</sub> B → A <sub>8</sub> -A <sub>15</sub>
INIR	(HL) ← (C) B ← B-1 HL ← HL+1 Repeat until B=0	11 101 101 10 110 010	ED B2	X	1 ②	X	X	1	X	2	5 (If B≠0) 2	21	
IND	(HL) ← (C) B ← B-1 HL ← HL-1	11 101 101 10 101 010	ED AA	X	† ①	X	X	1	X	2	4	16	
INDR	(HL) ← (C) B ← B-1 HL ← HL-1 Repeat until B=0	11 101 101 10 111 010	ED BA	X	1 ②	X	X	1	X	2	5 (If B≠0) 2	21	
OUT (n), A	(n) ← A ← n →	11 010 011	D3	●	●	●	●	●	●	2	3	11	n → (A-BUS) <sub>0-7</sub> Acc → (A-BUS) <sub>8-15</sub>
OUT (C), r	(C) ← r 01 r 001	11 101 101 41+	ED	●	●	●	●	●	●	2	3	12	
OUTI	(C) ← (HL) B ← B-1 HL ← HL+1	11 101 101 10 100 011	ED A3	X	† ①	X	X	1	X	2	4	16	C → A <sub>0</sub> -A <sub>7</sub>
OTIR	(C) ← (HL) B ← B-1 HL ← HL+1 Repeat until B=0	11 101 101 10 110 011	ED B3	X	1 ②	X	X	1	X	2	5 (If B≠0) 2	21	B → A <sub>8</sub> -A <sub>15</sub>
OUTD	(C) ← (HL) B ← B-1 HL ← HL-1	11 101 101 10 101 011	ED AB	X	† ①	X	X	1	X	2	4	16	
OTDR	(C) ← (HL) B ← B-1 HL ← HL-1 Repeat until B=0	11 101 101 10 111 011	ED BB	X	1 ②	X	X	1	X	2	5 (If B≠0) 2	21	

Note : ① If the result of B-1 is zero the Z flag is set, otherwise it is reset.

② Z flag is set upon instruction completion only.

Flags : ● = unchanged

0 = reset

1 = set

X = undefined

† = set or reset according to the result of the operation