NAME:	LillAnne	
ID:		III- Needs to

University of Victoria Department of Computer Science CSC 355 Digital Logic and Computer Design

ASSIGNMENT 3

SHOULD BE DUE: Thursday November 12 AT BEGINNING OF CLASS BUT WILL BE ACCEPTED UNTIL: Thursday December 3 AT BEGINNING OF CLASS


Neatness Counts!


- 1. Given the next state and output table shown below, give an implementation of the clocked sequential machine using 3 RS flip-flops (labeled A, B and C) plus any other gates you require, based on the state assignment $S_0 = 001$, $S_1 = 000$, $S_2 = 100$, $S_3 = 110$, $S_4 = 010$, $S_5 = 111$, $S_6 = 011$. Make the best use of don't cares. Show:
 - a) A state diagram.
 - b) The next state maps for each flip-flop and the output map
 - c) The maps for each of the six flip flop input equations that are required.

d) The minimized logic functions derived from above.


	Next	state	Ou	tput
state	x = 0	x = 1	x = 0	x = 1
	+	<i>V</i> .		
Soool	S1=000	S2-100	1	1
S ₁ 000	S3= 110	S4=010	1	0
S2100	S ₁ = 000	S4=010	1	1
S3 110	S5=111	S2=100	1	0
S4010	S4=010	S6=011	0	0
S ₅	S ₅ =111	S4=010	0	0
S ₆ 011	S ₁ =000	S6=011	0 .	1
1001 000			ler.	.,


= state assignments included herp







Maps for inputs to flip flops [6]







Output Z



alterate avous

Input/output functions
$$S_{a} = \overline{A} \overline{B} \overline{Z} \overline{X} + \overline{B} C X \qquad R_{a} = \overline{A} \overline{B} + X \overline{B} C X$$

$$S_{b} = \overline{A} \overline{C} + \overline{A} \overline{B} \overline{C} X \qquad R_{b} = \overline{A} \overline{C} \overline{X} + \overline{A} \overline{B} \overline{C} X$$

$$S_{c} = \overline{A} \overline{B} \overline{X} + \overline{A} \overline{B} \overline{X} \qquad R_{c} = \overline{B} + \overline{A} \overline{X}$$

$$Z = \overline{A} \overline{B} + \overline{A} \overline{B} \overline{X} + \overline{A} C X$$

2. Design a finite state machine as a clocked Mealy sequential network with one input **X** and one output **Z**. The machine is a recognizer that has an output trigger sequence and a reset output to zero sequence. If the input sequence '0 1 1 0' occurs then the output changes to '1' coincident with the last bit of the sequence. The output remains at '1' until the reset sequence '0 1 0' is received on the input and, in this case, the output changes to '0' coincident with the last bit of the sequence. Initially, output **Z** is '0'.


X

For example,

depending on whether or not you assume the Oth ends OIID can overlap a

There are 2 options

For the design, provide a state graph, the corresponding state table and the output table. Number the states S_0 , S_1 , ... Maximum marks will be given for a correct solution with the minimum number of states. **Do not** continue the design beyond this point. (In particular, there is no need to implement using flip-flops.





State Table and Output Table		0	1 Nest	1 Ou	tout			
Present	N	25A	Ou	PU	Present	en a santa de receptor de la santa de receptor de rece	interpretation of the property	Marine Marine S
J. Garage	XZO	X=1	X20	X=1		X=0 X=1	400	4=1
So	5,	So	0	0	50	5, 50	0	0
51	S ₀	Sz	0	0	S	25 2	0	0
Sz	5,	Sa	0	0	52	5, 52	0	0
S3	54	S ₀	l	0	53	S4 - 50		0
Sy	54	55	1	1	54	55 54	1	9
55	5,	SL	0		55	5- 56	4	9
Sb	Sy	56	- Control Control	l and the same of	SL	So S4	0	
57	Sx	SX	×	X	57	5x 5x	1	X

3. Design a four-bit ALU/Register with the functional behaviour described in the table. It has three control inputs X, Y and Z and one 4 bit data input A(3), A(2), A(1), A(0) It has one 4 bit data output D(3), D(2), D(1), D(0) and one output O to indicate arithmetic overflow. Use master slave trailing edge J-K flip-flops for your design.


Х	Υ	Z	Function
0	0	0	Reset Register to (0000)
0	0	1	Parallel Load from A
0	1	0	Maintain Stored Value
0	1	1	Complement Stored Value
1	0	0	Bit-Wise AND of A and D
1	0	1	Bit-Wise OR of A and D
1	1	0	ADD (A + D)
1	1	1	Set Register to (1111)

Derive a schematic to implement the ALU/Register using J-K, Flip-Flops, Multiplexers, Full-Adders, Inverters, and any other 2-input gates you need. Keep the design as simple as possible.






- 4. Design a static RAM memory cell, using a set-reset flip flop for the internal storage and any other devices you require, with the following features. There are two control lines, **X** and **Y**, an input line **Ip**, and an output line **Op** (there is no clock). The values of **X**, **Y** and **Ip** require the following actions to be taken:
 - > X = 0, Y = 0: the memory cell is not selected (flip-flop contents unchanged, **Op** is to be in the high impedance state **Z**)
 - \triangleright X = 1, Y = 1 : read the memory cell (output **Op** is equal to contents of flip-flop)
 - > X = 1, Y = 0: write to the memory cell (flip-flop contents to be equal to value on Ip, Op is to be in the high impedance state Z)
 - > X = 0, Y = 1: toggle the memory cell (invert the flip-flop contents, **Op** is to be in the high impedance state **Z**).





- 5. A gated latch (G-L FF) behaves as follows:
 - If G = 0, the flip-flop does not change state.
 - If G = 1, the next state of the flip-flop is equal to the value of L, where G and L are the two inputs to the flip flop.

Derive the characteristic (next- state) equation for the flip-flop.



6. Complete the timing diagram for the sequential circuit shown.





7. 4TH EDITION: Page 442 #8-7. 5th EDITION: Page 432 #7-7 Please inform if 5th edition was used.

Romoved □4th Edition □5th Edition

8. 4th EDITION: Pag 442#8.8. 5th EDITION: Page 432 #7-8

a) $\frac{2M}{128K} = \frac{2^{21}}{2!7} = 2^{4}$ But the 2M is 8-bit bytes, while the 128K is 2 byte words.

c. #chips needed = $2^{4}/2 = 2^{3} = 8$ chips.

b) $2M = 2^{21}$, So 21 lines are needed to address each byte.

(see below) 3 lines are addressing each byte, so the nervolving 18 connect to all chips.

c) 8 chips = 2^{3} chips \Rightarrow 3 chip solocit lines.