University of Victoria Faculty of Engineering Department of Computer Science CSc 355 Digital Logic and Computer Organization

MIDTERM EXAM October 26, 2015

NAME:	LillAnne.		26	* :-	(Print)
ID NUMBER:			٠		
					4
SIGNATURE:_		1			i

TIME: 75 minutes

INSTRUCTOR: LillAnne Jackson

Question	Value	Mark
1	10	
2	10	
3	8	. 11
4	8	
5	6	
6	2	
7	4	
8	8	я
9	4	
TOTAL	60	

STUDENTS MUST CHECK THE NUMBER OF PAGES IN THIS EXAMINATION PAPER BEFORE BEGINNING TO WRITE, AND REPORT ANY DISCREPANCY IMMEDIATELY TO THE INVIGILATOR

- > The questions are to be answered on the examination paper.
- The exam is **NOT** open book. Calculators are **NOT** permitted.
- A copy of the *Boolean Algebra Formulae* are provided as the last page of this exam.
- > For your convenience, there are unfilled Karnaugh maps placed on some pages in this document. It is certainly possible that there are more or less than the number that might be needed.
- The marks assigned to each question are printed within square brackets.
- > There are 10 pages in this document, including this cover page and the final (formulae) page.
- > It is strongly recommended that you read the entire exam through from beginning to end before beginning to answer the questions.

[10 mark] Use Boolean Algebra to simplify the following logical expression to a minimal Sum-of-Products form:

$$F = X(W + YZ) + Y(\overline{W}\overline{X} + XY) + W\overline{Y}Z$$

Show (absolutely) every Boolean algebra rule used in the simplification.

distrident

2. [10 marks] Convert the following expression into the specified forms:

a. Convert $F = (B + C\overline{D} + DE)(\overline{C} + BE)$ into minimal Product-of-Sums form. distributure.


=BZ + BE + Z DE

F= BC+BD+CE+B F= BC+ BE+BC DE+CDE+BDE

FOR POS- First find F

** F = BC+CE+BE+BD

F = (B+E)(C+E)(B+E)(D+B)A




b. Convert $F = (AB + C)(B + \overline{C}D)$ into <u>Sum-of-Minterms</u> form. = ABTABED+BC#

F= ABCD+ABCD+ABCD+ABCD + ABCD+ ABCD

F= & m (6,7,12,13,14,15)


0	D			
AB \	00 0	• (11	10
00	الح `	×	1.	16.
c i	(1	Ì	1,
v	,	,	ij	*




3. [8 marks] Implement the following function using a minimum number of 2-input NAND gates.

(At most 4 inverters can also be used.)


$$F = \overline{A} \overline{C} \overline{E} + \overline{A} \overline{C} \overline{D} + \overline{A} DE + A \overline{B} \overline{C} E$$







4. [8 marks] Implement the following 2 functions using a minimum number of AND and OR gates and Inverters.

$$F_1(A,B,C,D) = \sum m(0,5,11,14,15); d = \sum m(10)$$
, and $F_2(A,B,C,D) = \sum m(2,7,10,11,14); d = \sum m(15)$







5. [6 marks] Create a timing diagram for the following circuit, with two different assumptions:




- a. For F_a, assume all circuit components are ideal and have no delays,
- b. For F_b , assume that the NAND and NOR gates each have an inertial delay of 0.25 ns and the inverter has an inertial delay of 0.5 ns.




6. [2 marks] The waveform below is applied to an inverter with an intertial delay of .5 ns and a rejection time of .3ns. Complete the timing diagram below to show the output of the inverter:




7. [4 marks] Create a 3-bit adder from Half-Adder and Full-Adder circuits. Carefully label the circuits and all inputs and outputs.




8. [8 marks] Consider the function specified by the Karnaugh map below:



a. Realize the function using a 4-to-1 multiplexer that uses a minimum number of added gates and inverters.








EDTACA

2 gatos

b. Re -do: This time realize the function using a 2-1 multiplexer that attaches C to the select input.








9. [4 marks] Consider the following VHDL description:

```
Entity test9 is
      Port (A0, A1, EN: in std_logic;
      D: out std_logic_vector(3 downto 0);
End test9;
Architecture implementation of test9 is
                                           These statements are concurrently)
excented concurrently
(ie, not sequentially)
Signal A0 n, A1 n: std logic;
Begin
      D0 \leq A0 n and A1 n and EN;
     A0 n \leq not A0;
     D1 \leq= A0 and A1 n and EN;
     D2 \le A0 n and A1 and EN;
      A1 n \leq not A1;
      D3 \le A0 and A1 and EN;
End implementation;
```

a. Draw a logic diagram that corresponds to the architecture.



b. This diagram corresponds to the combinatorial circuit described in class. Which type of circuit is this?

The End