
Memory Technologies

Memory Hierarchy


- Registers Flip Flops (D flip flop)
- L1, L2 Cache SRAM
- L3 Cache eDRAM
- Main memory DDR
- Secondary memory Flash, Magnetic disk, etc

Two 2Bit Register Design

- Write will be allowed only when clock input is activated
- Clock input must be activated only when WE signal is asserted
- 1:2 Decoder is used to decode the address lines
- 2:1 Multiplexer is used to select one 1 out of 2





Four 3Bit Register Design




Problems with single larger memory array

- Reads and Writes are done in the granularity of row size, here row size is too big
 - Think about you want to write 32bit data








DRAM


DRAM Basics

- DRAM cell is composed of a capacitor and a transistor
- Data (0 or 1) is stored in the capacitor
- Writing data is very simple just drive the bit line
- Reading data is complex. After turning the access transistor ON, the bit line gets charged or dischanged
 - The cell losses its value → Destructive




- The data in the capacitor is always read out and then write back at later time (Precharge)
- Capacitors can loose charge over the time which leads to explicit refreshing (~64ns))
 - Pass transistor is not an perfect switch, hence leakage current can flow through it either from bit line to capacitor or vice versa
 - If dielectric material between the capacitor plate is not perfect then it may leads to allow some leakage current
 - Higher temperature may accelerate the movement of charge carriers through dielectric
 - Process variability
 - Aging
- Capacitor only takes few Nano seconds to fully charge up → 30femto (10⁻¹⁵)






DRAM Cell Capacitors


- Capacitance C = $\frac{EA}{D}$
 - E → Permittivity of the dielectric material
 - A → Area of the plates
 - D → Distance between the plates
- Two methods of capacitor fabrication
 - Trench capacitor
 - Stacked capacitor






DRAM Scaling Problems


- DRAM stores charge in a capacitor (Charge based memory)
 - Cell Capacitor must be large enough for reliable sensing at bit line (Problem Memory density reduces)
 - Access transistor must be large enough for reliable sensing
- Scaling beyond 17nm is challenging
- Refresh retention time prediction is challenging






DRAM - Read Write operation

- Bit line is precharged to sense amplifier threshold voltage VDD/2
- Row address strobe signal gets asserted
- If bit line capacitor is charged
 - Bit line voltage gets increased by VDD/2 + β and cell voltage gets reduced by VDD/2 β
- If bit line capacitor is not charged
 - Bit line voltage gets increased by VDD/2 β and cell voltage gets reduced by VDD/2 + β
- Sense amplifier senses the voltage difference at the bit line with respect to the
 Original voltage and accordingly latched the data in to the row buffer
- Increase or decrease the voltage of the bit line by β according to the row buffer Value which will increase or decrease the voltage of the cell capacitor







DRAM Basics - How to increase the speed of the chip

- Split the single big array if memory cells into multiple banks
- This allows more banks to active at the same time
- This can effectively hide the activate/precharge and other timing related to single bank implementations
- Refresh timing is not affected since all the banks are refreshed at the same time

Sense Amplifier


- Sense the value
- Strobe the value
- Precharge the bit line






Open Bit Line Array Architecture

- Problem Bit line is very long, hence it will have high resistance and capacitance. Now detecting the voltage change in bit line is very tricky that too we have to do with tiny cell capacitance voltage
- Solution Reduce the length of the bit line
- Open bit line architecture is more noise tolerant as it checks the difference in the noise
- Since my bit line length is small, I can reduce the size of the
 Cell capacitor as well
- Area → 6F²




Folded Bit Line Array Architecture

- Area → 8F²
- Ease of manufacturing
- Efficiency (Read access latency)
- Storage density





Sense Amplifier

The sense amplifier serves dual purpose





DRAM Organization





Front side of the DIMM is called Rank0 Back side of the DIMM is called Rank1






DDR Memory Comparisons

	SDRAM	DDR1	DDR2	DDR3
Performance	63-133MT/s	200-400MT/s	400-800MT/s	800-1600MT/s
V_{DDQ}	3.3V	2.5V	1.8V	1.5V
V _{TT}	NA	½ V _{DDQ}	½ V _{DDQ}	½ V _{DDQ}
Organization	x4, x8, x16	x4, x8, x16	x4, x8, x16	x4, x8, x16
Density	16Mb-512Mb	64Mb-2Gb	256Mb-4Gb	512Mb-8Gb
Number of banks	4	4	4 (256Mb-512Mb) 8 (1Gb-4Gb)	8
Prefetch	1	2	4	8
Burst length	1,2,4,8,page	2, 4, 8	4, 8	8 (chop 4)
Clock	Single ended	Differential	Differential	Differential
Strobes	NA	Single ended	SE or Differential	Differential


Reading data sheet

- 32Meg x 4 x 4 banks
 - Density x Data width x banks

DDR Block Diagram



DDR Block Diagram



DDR Memory Signals

	DDR1	LPDDR1	GDDR1	DDR2	LPDDR2	GDDR2	DDR3	LPDDR3	GDDR3	DDR4	LPDDR4	GDDR4	DDR5	LPDDR5	GDDR5	DDR6	LPDDR6	GDDR6
CK, CK# or CK_t, CK_n																		
CKE																		
CS																		
RAS#, CAS#, WE#																		
DM																		
BA																		
Address																		
DQ																		
DQS																		
VDDQ, VSSQ																		
VDD, VSS																		
VDDL, VSDL																		
VREF																		
TPD																		
TQ																		
ODT																		

LPDDR

LPDDR Acronyms

- tRP → Row Precharge Time
- tWR → Write Recovery Time
- tRCD → Row to Column Delay
- tMRD → Mode Register Delay
- tRFC → Refresh cycle time
- tCK → Clock cycle time
- tREFI → Refresh Interval

1	VDD and VDDQ Ramp: CKE must be held high
2	Apply stable clocks
3	Wait at least 200 µs with NOP or DESELECT on command bus
4	PRECHARGE ALL
5	Assert NOP or DESELCT for t _{RP} time
6	Issue two AUTOREFRESH commands each followed by NOP or DESELECT commands for t_{RFC} time
7	Configure Mode Register
8	Assert NOP or DESELECT for t _{MRD} time
9	Configure Extended Mode Register
10	Assert NOP or DESELECT for t _{MRD} time
11	LPDDR SDRAM is ready for any valid command

LPDDR Features

- Double data rate architecture Two transfers per clock cycle
- Differential clock inputs
- 4 internal banks for concurrent operation
- Commands are entered each positive edge of the CK
- Bidirectional DQS signal used to capture the data at receiver end
 - Data and data mask are sampled at both the edges of the DQS
 - DQS is edge aligned with data for READ and center aligned with data for WRITE
 - Input data is registered at both the edges of the DQS
 - Output data is referenced to both edges of DQS, as well as to both edges of CK

LPDDR Basics

- LPDDR architecture is an 2n prefetch architecture
- LPDDR is designed to transfer 2 words per clock cycle (Double Data Rate)
- Single read/write data consists of,
 - 1 clock cycle to move data from core
 - ½ clock cycle to move data from I/O pin
- During READ operation DQS is asserted by the DRAM and during write operation DQS signal is asserted by the Memory Controller
- At crossing points of CK and CK#, when CK is going high and CK# is going low is termed as positive edge of the CK
 - Commands (Address and control signals) are registered during each positive edge of the CK
 - All the DRAM internal clocks are derived from CK
- Auto Precharge can be initiated at the end READ/WRITE transactions
- The pipelined multibank architecture of the LPDDR allows the operations to be executed in parallel
 - Provides high effective bandwidth by hiding row precharge and activation times
- Packages
 - Single die 1CS, 1CKE
 - Dual-die 2CS, 2CKE
- LPDDR comes with x16, x32 variants only

LPDDR signals

- DM is applicable only for write transactions with x16 and x32 variants
 - X16 LDM and UDM
 - X32 DM0, DM1, DM2 and DM3
- DQS is used to capture the data from DQ lines
 - X16 LDQS and UDQS
 - X32 DQS0, DQS1, DQS2 and DQS3
- VDD Core power
- VDDQ I/O power
- TQ Asynchronous LV-CMOS output
 - High when device temperature equals or exceeds 85'C
 - Low when device temperature less than 85'C

LPDDR Burst transactions

- Read and Write accesses to the LPDDR is burst oriented
 - Accesses start at a selected location and will continue for the programmed number of locations in programmed sequence
- Programmable Read/Write burst lengths of 2, 4, 8 or 16

LPDDR Low power features

- Auto refresh mode is provided, along with power saving power down mode
- Self refresh mode may have Temperature Compensated Self Refresh (TCSR) and Partial Array Self Refresh (PASR) options, which allows users to achieve additional power saving
 - TCSR and PASR options can be programmed via extended mode register
- All inputs are LV-CMOS compatible
- VDD and VDDQ supply of 1.8V
- Power down
 - Looks like same of self refresh entry
 - 2 possible power down
 - All banks are idle Means no row is open → Precharge power down
 - Banks are active Means row is open → Active power down
- Deep power down
 - Deep power down is entered with burst terminate command except that CKE is registered low
 - All the data in DRAM is lost
 - ToDo Understand entry and exit sequence
- Clock stop
 - Stopping clock during idle periods are effective way to reduce the power consumption
 - ToDo Understand entry and exit sequence

LPDDR Refresh requirements


- SDRAM must require to refresh every row at each 64ms
- Accomplished by explicit AUTO REFRESH command or internally timed event in SELF REFRESH mode
- Self refresh entry
 - Register SELF REFRESH command (CKE brought LOW)
 - User may halt the external clock after the one clock of SELF REFRESH command is triggered (CKE brought LOW)
 - The minimum time the device must be in Self refresh mode is defined as tRFC (Refresh Cycle Time)
- Self refresh exit
 - CK must be stable before CKE brought high
 - Wait until tXSR (Self refresh exit time) to allow the completion of any internal refresh in progress

LPDDR5

WCK2CK Synchronization

 LPDDR5 will be able to detect or reset WCK2CK alignment state by the process called WCK2CK synchronization

Clocking Architecture



Command Truth Table

SDRAM Command	Bank ORG	SDR	DDR							
SDIVAINI COITIIIIdilu	Dank ORG	CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	- CK_t
	ANY	Н	Н	L	L	C0	C3	C4	C5	R1
READ	BG		BA0	BA1	BG0	BG1				
(RD16 or RD)	16B	X	BA0	BA1	BA2	BA3	C1	C2	AP	F1
	8B		BA0	BA1	BA2	V				
	BG/16B	Н	Н	L	Н	C0	C3	C4	C5	R1
READ (RD32)	BG	X	BA0	BA1	BG0	BG1	C1	C2	AP	F1
(1.12.52)	16B	^	BA0	BA1	BA2	BA3				1 1
	ANY	Н	L	Н	L	C0	C3	C4	C5	R1
MASK WRITE	BG	Х	BA0	BA1	BG0	BG1	C1	C2	AP	
(MWR)	16B		BA0	BA1	BA2	BA3				F1
	8B		BA0	BA1	BA2	>				
	ANY	Н	L	Н	Н	C0	C3	C4	C5	R1
WRITE	BG		BA0	BA1	BG0	BG1				
(WR16 or WR)	16B	X	BA0	BA1	BA2	BA3	C1	C2	AP	F1
	8B		BA0	BA1	BA2	V				
	ANY	Н	L	L	Н	L	C3	C4	C5	R1
WRITE32	BG		BA0	BA1	BG0	BG1			AP	
(WR32)	16B	X	BA0	BA1	BA2	BA3	C1	C2		F1
	8B		BA0	BA1	BA2	V				

Command Truth Table


SDRAM Command	Donk ODC	SDR	DDR								
SDRAW Command	Bank ORG	CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	- CK_t	
	ANY	Н	Н	Н	Н	R14	R15	R16	R17	R1	
ACTIVATE - I	BG		BA0	BA1	BG0	BG1					
(ACT - I)	16B	X	BA0	BA1	BA2	BA3	R11	R12	R13	F1	
	8B		BA0	BA1	BA2	V					
ACTIVATE - II	ANY	Н	Н	Н	L	R7	R8	R9	R10	R1	
(ACT - II)	ANT	х	R0	R1	R2	R3	R4	R5	R6	F1	
	ANY	Н	L	L	L	Н	Н	Н	Н	R1	
PRECHARGE	BG		BA0	BA1	BG0	BG1	V	V			
(PRE) (Per Bank, All banks)	16B	X	BA0	BA1	BA2	BA3			AB	F1	
	8B		BA0	BA1	BA2	V					
	ANY	Н	L	L	L	Н	Η	Н	L	R1	
REFRESH (REF)	BG		BA0	BA1	BG0		SB0	V			
(REF) (Per Bank, All banks)	16B	X	BA0	BA1	BA2	RFM	V	V	AB	F1	
	8B		BA0	BA1	BA2		V	SB1			
POWER DOWN ENTRY	ANY	Н	L	L	L	L	L	L	Н	R1	
(PDE)	ANT	L	Х	Х	Х	Х	Х	Х	Х	F1	
NO OPERATION	ANIV	Н	L	L	L	L	L	L	L	R1	
(NOP)	ANY	Х	Х	Х	Х	Х	Х	Х	Х	F1	
DESELECT	ANIV	L	Х	Х	Х	Х	Х	Х	Х	R1	
(DES)	ANY	Х	Х	Х	Х	Х	Х	Х	Х	F1	

Command Truth Table

SDRAM Command	Ponk ODC	SDR	DDR									
SDRAW COMMINION	Bank ORG	CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	- CK_t		
SELF REFRESH ENTRY	ANY	Н	L	L	L	Н	L	Н	Н	R1		
(SFE)	ANT	Х	V	V	V	V	V	DSM	PD	F1		
SELF REFRESH EXIT	ANY	Н	L	L	L	Н	L	Н	L	R1		
(SFX)	ANI	Х	V	V	V	V	V	V	V	F1		
MODE REGISTER WRITE - I	ANY	Н	L	L	L	Н	Н	L	Н	R1		
(MRW - I)	ANI	Х	MA0	MA1	MA2	MA3	MA4	MA5	MA6	F1		
MODE REGISTER WRITE - II	ANY	Н	L	L	L	Н	L	L	OP7	R1		
(MRW-II)		Х	OP0	OP1	OP2	OP3	OP4	OP5	OP6	F1		
MODE REGISTER READ	ANY	Н	L	L	L	Н	Н	L	L	R1		
(MRR)		Х	MA0	MA1	MA2	MA3	MA4	MA5	MA6	F1		
WRITE FIFO	ANY	Н	L	L	L	L	L	Н	Н	R1		
(WFF)		Х	L	L	L	L	L	L	L	F1		
READ FIFO	ANY	Н	L	L	L	L	L	Н	L	R1		
(RFF)	ANI	Х	L	L	L	L	L	L	L	F1		
READ DQ CALIBRATION	ANY	Н	L	L	L	L	Н	L	Н	R1		
(RDC)	ANI	Х	L	L	L	L	L	L	L	F1		
CAS	ANY	Н	L	L	Н	Н	WS_WR	WS_RD	WS_FS	R1		
CAG	ANT	Х	DC0	DC1	DC2	DC3	WRX	WXSA	WXSB/B3	F1		
MULTI-PURPOSE COMMAND	ANY	Н	L	L	L	L	Н	Н	OP7	R1		
(MPC)	AN I	Х	OP0	OP1	OP2	OP3	OP4	OP5	OP6	F1		

DDR


DDR Pin Diagram




DDR Truth Table

Command	CS#	RAS#	CAS#	WE#	Address	Comments
DESELECT (NOP)						
No Operation (NOP)						
ACTIVE					Bank/Row	
READ					Bank/Column	
WRITE					Bank/Column	
BURST TERMINATE						
PRECHARGE					Code	
SELF REFRESH						
MODE REGISTER SET					Opcode	

DDR Mode and Extended Register






Mode Register

Extended Mode Register

DDR2

16GB DDR with 2 Rank configuration



16GB DDR with 1 Rank configuration

