





SystemVerilog LAB9

After completing this lab, you should be able to: CICVISI.COM Mobile: 994 995 4576

WWW. UCID Implement clocking blocks in interface.

Understand how to import clocking block to modport.

Understand how to access signals of clocking block

through interface port in TB.

Understand how to drive stimulus using clocking


block drive operations.

Understand how to sample dut output signals using

clocking block in TB. Www.youtube.com/LucidVLSI Verify DUT behavior with the help of self-checking

Student Workshops & Faculty Development Program







LAB9: Copy lab8 directory as lab9

Step 1: Define clock port in interface port list with input direction.

Open file top.sv and define clk as input in interface port list.
 Add this code in Section 7 in top.sv
 Ex:

Ban //Section 7: Define interface with clk as input UCIDVISI.COM interface router_if(input clk); Nobile: 994 995 4576

WW. Step 2: Define clocking block in interface with required signals.

- Define clocking block with required signals and with appropriate directions w.r.t TB. Add this code Section 10 of top.sv file.
 - Specify direction output if you want to drive signal from TB.
 - Specify direction input if you want to sample signal from TB.

Ex: //Section 10 :Define the clocking block clocking cb @(posedge clk);

output dut_inp; //Direction are w.r.t TB
output inp_valid; /// drive signal from TB / Lucid / LS|
input dut outp;

input outp_valid; // sample signal from TB UVV FPGA input busy;

Student Working & Faculty Development Program



LUCID VLSI

Learning Unlimited. Coding InDelible.

Step 3: Import clocking block into modport.

Import clocking block into modport.
 Add this code in Section9 in top.sv

Old modport: //Section 9:Define modport for TB modport tb_mod_port (output reset,dut_inp,inp_valid, input outp_valid,dut_outp,busy,error);

New modport: import clocking block

Step 4: Access all dut (ports) signals using vif port. | e: 994 995 4576

 Open testbench.sv and replace all dut signals access with vif as vif.cb.

We will have to drive/sample signals which are part of clocking block (in interface).

Ex:

Old code: Signals are part of interface Port vif.

vif.reset <= 1; a Unlimited. Coding InDelible.
vif.inp_valid <=1;
vif.dut_inp <=1;
wait(vif.busy==0);
www.youtube.com/LucidVLSI

Verilog. New Code: Signals are part of clocking block in interface. M. FPGA.

Student World.ch.inp valid <= 1:

vif.cb.inp_valid <=1; vif.cb.dut_inp <=1; wait(vif.cb.busy==0);



LUCID VLSI

Learning Unlimited. Coding InDelible.

Step 5: Replace @(posedae clk) with @(vif.cb) in testbench.sv

 Open testbench.sv and replace all @(posedge clk) with @(vif.cb).

Ex:

Old code: Waiting on clock cycles

@(posedge clk);

repeat(5) @(posedge clk);

New Code: Waiting on clocking block

Raia Ban@(vif.cb);
repeat(5) @(vif.cb);

raja@lucidvlsi.com

Mobile: 994 995 4576

ww.lucidvls

Step 6: Pass clk port to interface instance (port list of interface instance).

Specify the clk port in interface instance port list in top.sv file.

Add this code in Section 8 of top.sv

//Section 8: Instantiate interface

router if router if inst (clk);

printed by self-checking mechanism.

1. Run the simulation and check the test Passed or Failed and debug the if there are any failures. stemVerilog, UVM, FPGA.

Student Workshops & Faculty Development Program