





### SystemVerilog LAB10

After completing this lab, you should be able to: cidvlsi.com

Mobile: 994 995 4576

WWW. UCID Implement class with variables/methods.

Implement transaction class.

Implement stimulus generation method using class as argument.

Construct object of class and call the methods from it.

Generate stimulus by passing objects as arguments.

Verify DUT behavior with the help of self-checking

mechanism in program block(testbench)./LucidVLSI

Verilog. VHDL. SystemVerilog. UVM. FPGA. Student Workshops & Faculty Development Program



Learning Unlimited. Coding InDelible.

LAB10: Use lab10 directory for this lab

Step 1: Implement transaction class with name packet with "Packet format" in TB (refer topic3 slides).

- 1. Create new file packet.sv.
- Convert existing structure packet format to class packet. (refer topic2 slides and dut specification).
- 3. Define the class packet with all the fields from structure packet.

```
Raja Ban Ex. Add this code in packet.sv raja@lucidvlsi.com
bit [7:0] sa; Mobile: 994 995 4576
www.lucidvlsi.com
it [7:0] da;
```

bit [31:0] len; bit [31:0] crc; bit [7:0] payload[];

bit [7.0] payload[],

bit [7:0] inp\_stream[\$]; bit [7:0] outp\_stream[\$];

eeddrasing Unlimited. Coding InDelible.

Step 2: Implement pack method in class packet.

Define pack method in class packet.

Verilog. Example: Add this code in packet.sv rilog. UVM. FPGA.

Student Work function void pack(ref bit [7:0] q\_inp[\$]);
q\_inp = {<< 8 {this.payload, this.crc, this.len, this.da, this.sa}}; t Prograin endfunction

#### Step 3: Implement unpack method in class packet.

Define unpack method in class packet.

Example: Add this code in packet.sv

function void unpack(ref bit [7:0] q\_inp[\$]);
{<< 8 {this.payload,this.crc,this.len,this.da,this.sa}} = q\_inp;
endfunction
raja@lucidv|si.com

Step 4: Implement print method in class packet. 1994 995 4576

Define print method in class packet.

Print the content of all class members including payload.

Example: Add this code in packet.sv

function void print();

\$write("[Packet Print] Sa=%0d Da=%0d Len=%0d Crc=%0d",sa,da,len,crc);

\$write(" Payload:");

foreach(payload[k])

e swrite (" "% On", payload [k]); mited. Coding In Delible.

Verstep 5: Implement method generate stimulus() in testbench.sv. / V. FPGA.

Define method generate\_stimulus with class packet as argument.
 Control

 Control

Add the below code in section 5.1 of testbach.sv //Section 5.1 : Define generate stimulus() method

function automatic void generate\_stimulus(ref packet gen pkt, input int pkt id);

gen\_pkt.sa=\$urandom\_range(1,8);
gen\_pkt.da=\$urandom\_range(1,8);

gen\_pkt.payload=new[\$urandom\_range(10,1900)];



# LUCID VLSI

#### Learning Unlimited. Coding InDelible.

```
foreach(gen pkt.payload[i])
 gen pkt.payload[i]=$urandom;
gen pkt.len=gen pkt.payload.size() + 1+1+4+4;
gen pkt.crc=gen pkt.payload.sum();
$display("[Packet Generate] Packet %0d (size=%0d)
Generated at time=%0t",pkt_id,gen_pkt.len,$time);
endfunction
                              raia@lucidvlsi.com
```

p 6: Implement drive method in testbench synile: 994 995 4576

- Define drive method with class packet as argument.
- Add this code in Section 5.2 in testbench.sv //Section 5.2 : Define drive() method

time=%0t \n",pkt id,pkt.len,\$time);

@(vif.cb);

endtask

vif.cb.inp valid<=0; vif.cb.dut inp<='z; repeat(5) @(vif.cb);

```
task automatic drive(ref packet pkt, input int ptk id);
                       wait(vif.cb.busy==0);
                       @(vif.cb);
                       $display("[TB Drive] Driving of packet %0d (size=%0d) started
                       at time=%0t",pkt_id,pkt.len,$time);
                       vif.cb.inp valid<=1;
                       foreach(pkt.inp_stream[i]) begin COM/LucidVLSI
                       vif.cb.dut inp <= pkt.inp stream[i];
                                                iVerilog. UVM. FPGA.
                      @(vif.cb);
                       end
Student Worksdisplay("[TB Drive] Driving of packet %0d (size=%0d) ended at Progral
```

Verilog.



Student

## LUCID VLSI

Learning Unlimited. Coding InDelible.

#### Step 7: Implement compare method in testbench.sv.

- 1) Implement compare method with class types as argument
- 2) Add this code in Section 5.3 in testbench.sv //Section 5.3 : Define compare method()

```
function bit compare(input packet ref pkt,input packet dut pkt);
   bit status;
   status =1;
  foreach(ref_pkt.inp_stream[i]) begin
    status = status && (ref_pkt.inp_stream[i]==a@lucidv|si.com
 dut pkt.outp stream[i]);
                                Mobile: 994 995 4576
   end
return status;
   endfunction
```

#### Step 8: Capture output from dut.

- 1) Collect complete packet from dut and store it for self-checking purpose
- 2) Add this code in section 8 in testbench.sv

//Section 8: Collecting DUT output ited. Coding In Delible. initial begin

```
bit [15:0] cnt;
             www.youtube.com/LucidVLSI
forever begin
```

@(posedge vif.cb.outp valid);

Verilog. UVM. FPGA. Verilog while(1) begin.

//Section 8.1 : Capture complete packet from DUT
outp\_stream.push\_back(vif.cb.dut\_outp);

```
//Section 8.2 : Collect untill outp_valid becomes 0.
      if(vif.cb.outp_valid==0) begin
```

//Section 8.3 : Increment the cnt to track how many packets collected cnt++;



end//end of initial

//Section 8.4 : Construct dut pkt object

```
dut pkt=new;
 //Section 8.5 : Unpack collected outp-stream into dut-pkt fields
     dut pkt.unpack(outp stream);
 //Section 8.6 : Copy local outp_stream to outp_stream in dut_pkt
     dut_pkt.outp_stream=outp_stream;aja@lucidvlsi.com
//Section 8.7 : Store the actual packet from DUT for sel-checking 5.4576
     q outp.push back(dut pkt);
     //dut pkt.print();
  $display("[TB Output Monitor] Packet %0d collected size=%0d
time=%0t",cnt,outp_stream.size(),$time);
//Section 8.8 : Delete local outp_stream queue
     outp_stream.delete();
                       flimited. Coding InDelible.
//Section 8.9 : Break out of while loop as collection of packet
completed.
               www.voutube.com/LucidVLSI
     break;
 //Section 8.10 : Wait for posedge of clk to collect all the dut output
    K@Mis & Faculty Development Prograi
 end//end_of_while
end//end_of_forever
```



## LUCID VLSI

Learning Unlimited, Coding InDelible.

#### Step 9: Start the verification flow.

- Start the flow by calling all the required methods.
- 2) Ad this code in section 6 in testbench.sv //Section 6: Verification Flow initial begin

//Section 6.1 : How many number of packets to generate pkt count=10;

raja@lucidvlsi.com

Mobile: 994 995 4576

//Section 6.2 : Call apply reset() method.

apply reset();

repeat(pkt\_count) begin

// // UC | wait(vif.cb.busy==0);

pkt id++;

//Section 6.3 : Construct stimulus packet Object

stimulus pkt=new;

//Section 6.4 : Call generate stimulus() method.

generate stimulus(stimulus pkt,pkt id);

nited. Coding InDelible.

stimulus pkt.pack(stimulus pkt.inp stream); www.youtube.com/LucidVLSI

Student W//section 6.7: Call drive() method. Ity Development Prograi

drive(stimulus pkt,pkt id);

end

//Wait for dut to process the packet and to drive on output

wait(vif.cb.busy==0);//drain time

repeat(10) @(vif.cb);//drain time

result();

\$finish;

end






Learning Unlimited. Coding InDelible.

Step 10: Run the simulation and validate the output of DUT with the results printed by self-checking mechanism.

- 1. run the simulation.
- Check the test Passed or Failed and debug the if there are any failures.

#### Reference input waveform:



Reference output waveform:/w.youtube.com/LucidVLSI

