


Interface

- Interface represents a bundle of nets or variables, with intelligence such as synchronization, and functional code.
- An interface can be instantiated like a module but also connected to ports like a signal.

interface interface_name (arguments);
<interface_items >
endinterface



Interface as a port

```
module top;
                                                     interface simple_bus;
logic clk = 0;
                                                     logic [31:0] rdata,wdata;
always #5 clk = \sim clk;
                                                     logic [3:0] addr;
simple_bus intf_inst ();
                                                     logic rd, wr;
RTL dut_inst (.dif(intf_inst), clk);
                                                     endinterface
TB test_inst(.tbif(intf_inst) .clk(clk));
                                                   module RTL(simple_bus_dif, input clk);
endmodule
                                                   logic [31:0] mem [16];
program TB (simple_bus_tbif, input clk);
                                                    always @(posedge cl
initial begin
                                                    lf(dif.wr==1)
  @(posedge olk);
                                                    mem[dif.addr] <= dif.wdata;
   tbif.wr=#.
   tbif.wdata=$urandom;
                                                    endmodule
   tbif.addr=5;
end
endprogram
```

Legacy RTL code

interface simple_bus; logic [31:0] rdata,wdata; logic [3:0] addr; logic rd, wr; endinterface

Modports: Signal directions

- When an interface is referenced as a port,
 - All nets in the interface are assumed to have a input direction
 - All variables in the interface are assumed to be of ref direction
 - A modport defines the port direction that the module sees for the signals in the interface
 - The modport definitions do not contain vector sizes or types.
 - The modport declaration only defines whether the connecting module sees a signal as an input, output, inout, or ref port.

```
interface simple_bus (input clk); // Define the interface
logic [31:0] rdata,wdata;
logic [3:0] addr;
logic rd,wr;

modport dut_ports (input addr,wr,rd,wdata,clk, output rdata);
modport tb_ports (output addr,wr,rd,wdata, input rdata,clk);
endinterface: simple_bus
```

Specifying which modport view to use

- SystemVerilog provides two methods for specifying which modport view a module interface port should use
- As part of the interface connection to a module instance simple_bus sb_intf(clk);
 RTL rtl_inst (sb_intf.dut_ports);
 TB test_inst (sb_intf.tb_ports);
- 2) As part of the module port declaration in the module definition

```
module RTL (simple_bus.dut_ports intf);
program TB (simple_bus.tb_ports tbif);
```

Modport as part of connection to module

```
module top;
                                              interface simple_bus;
logic clk = 0;
                                              logic [31:0] rdata,wdata;
                                              logic [3:0] addr;
simple bus intf inst ();
                                              logic rd,wr;_
                                              modport dut ports (input addr,wr,rd,wdata,clk, output rdata);
RTL dut_inst (intf_inst.dut_ports),
                                              modport tb ports (output addr,wr,rd,wdata, input rdata,clk);
TB test_inst (intf_inst.tb_ports,
                                              endinterface
endmodule
program TB (simple_bus tbif, input clk);
                                              module RTL ( simple_bus intf, | input clk);
                                              logic [31:0] mem [16];
initial begin
  @(posedge clk);
                                              always @(posedge clk)
   tbif.rd=1:
                                              lf(intf.rd==1)
   tbif.addr=5;
                                              intf.rdata <= mem[intf.addr];
end
endprogram
                                              endmodule
```

Modport is part of module port declaration

```
module top;
                                              interface simple_bus;
logic clk = 0;
                                              logic [31:0] rdata,wdata;
                                              logic [3:0] addr;
simple bus intf inst ();
                                              logic rd,wr;
                                              modport dut ports (input addr,wr,rd,wdata,clk, output rdata);
RTL dut_inst (intf_inst clk);
                                              modport tb ports (output addr,wr,rd,wdata, input rdata,clk);
TB test_inst (intf_inst, clk);
                                              endinterface
endmodule
program TB (simple_bus.tb_ports tbif
                                              module RTL ( simple_bus.dut_ports intf, input clk);
input clk);
                                              logic [31:0] mem [16];
initial begin
                                              always @(posedge clk)
  @(posedge clk);
                                              lf(intf.rd==1)
   tbif.rd=1:
                                              intf.rdata <= mem[intf.addr];
   tbif.addr=5;
end
                                              endmodule
endprogram
```

Parameterized interfaces

```
interface simple_bus #(parameter DWIDTH = 32, AWIDTH = 4);
logic [DWIDTH-1:0] rdata,wdata;
logic [AWIDTH-1:0] addr;
logic wr,rd;
endinterface

module top;
simple_bus intf_inst1(); DWIDTH=32 AWIDTH=4

simple_bus #(64,8) intf_inst2(); DWIDTH=64 AWIDTH=8

simple_bus #(.DWIDTH(16), .AWIDTH(3)) intf_inst3(); DWIDTH=16 AWIDTH=3
endmodule
```