





SystemVerilog LAB8

Raja After completing this lab, you should be able to: cidvlsi.com

Mobile: 994 995 4576

WWW. UCID Implement modports in interface.

Understand how to use modports as port in TB.
Understand how to drive/sample signals using interface port in TB.


Understand how to connect interface instance to interface port of program block.

Verify DUT behavior with the help of self-checking Delible.

mechanism in program block(testbench). LucidVLSI

Verilog. VHDL. SystemVerilog. UVM. FPGA. Student Workshops & Faculty Development Program







LAB8: Copy lab7 directory as lab8

Step 1: Define modport in interface with required signals.

- 1) Open file top.sv and define modport in interface.
- Define modport to specify signal directions for TB.
 Add this inside interface code in top.sv
 Ex: Directions are specified w.r.t TB.
 modport tb_mod_port (output reset,dut_inp,inp_valid,

Mobile: 994 995 4576

Step 2: Connect modport to vif port.

W. UCIC 1) Open top.sv and connect modport of interface to vif in TB port connection.

We will have to drive/sample signals which are part of interface.

Ex:

Old code: Interface instance connected in port list testbench tb_inst(

earning k(c/k), limited. Coding InDelible.

₩ww.youtube.com/LucidVLSI

Verilog. New Code: modport connected in port list.

Verilog. testbench tb_inst() Student Workshops.clk(clk), a culty Development Program

Student Workshops.vif(router_if_inst.tb_mod_port)
);

<u>Step 4: Run the simulation and validate the output of DUT with the results printed by self-checking mechanism.</u>

 Run the simulation and check the test Passed or Failed and debug the if there are any failures.