

Clocking block

 A clocking block assembles signals that are synchronous to a particular clock and makes their timing explicit.

clocking clocking_blk_name @(edge specifier);

<clocking block items>

endclocking

```
interface simple_bus (input clk); // Define the interface
logic [31:0] rdata,wdata;
logic [3:0] addr;
logic reset,wr,rd;

clocking cb @(posedge clk);
output addr,wr,rd,wdata; //Directions are w.r.t testbench
input rdata;
endclocking

modport dut_ports (input reset,addr,wr,rd,wdata,clk, output rdata);
modport tb_ports (clocking cb, output reset);
endinterface: simple_bus
```

Clocking block


- An interface block uses a clocking block to specify the timing of synchronous signals relative to the clocks.
- Any signal in a clocking block is now driven or sampled synchronously.
- Driving clocking block signal: initial vif.cb.wdata <= 32'hffff;</p>
- Sampling of clocking block signal:


initial


local_data = vif.cb.rdata;


clocking cb @(posedge clk); output wdata,addr,wr; input rdata; ∡ndclocking


```
program test (dut_if.tb vif);
                                                       module top;
                                                       logic clk = 0;
initial begin
                                                       always #5 clk = \sim clk;
$display("t1=%0t",$time);
vif.cb.inp1 = 10;
                                                       dut_if if_inst (clk);
vif.cb.inp2 = 20;
                                                       dut dut_inst (clk,if_inst.inp1, if_inst.inp2. if_inst.q1, if_inst.outp2);
@(vif.cb);
end
                                                                                               interface dut_if (input clk);
                                                       test test_inst (.vif (if_inst));
endprogram
                                                                                               logic [7:0] inp1,inp2;
                                                                                               logic [7:0] q1,outp2;
                                                       endmodule
                                                                                               clocking cb @(posedge clk);
                                                                                                output inp1,inp2;
                                                        module dut (clk,inp1,inp2,q1,outp2);
                                                                                                input q1,outp1;
                                                        input clk;
                                                                                               endclocking
                                                        input [7:0] inp1,inb2;
                                                        output [7:0] q1,oftp2;
                                                                                               modport tb (clocking cb);
                                                                                               endinterface
                                                        always @(inp
                                                        outp2 = ++inp2;
                                                        always @(posedge clk)
                                                        q1<=inp1;
                                                        endmodule
```









































Default clocking block

One clocking block can be specified as the default for all cycle delay operations.
 program test(simple_bus.tb intf);
 default clocking bus @(posedge intf.clk);
 endclocking

```
initial begin
## 5;
intf.cb.addr <= 10;
intf.cb.rd <= 1;
## 1; //Wait for 1 clock cycle = @(posedge intf.clk);
end
endprogram</pre>
Wait for 5 clock cycles
repeat(5) @(posedge intf.clk);

repeat(5) @(posedge intf.clk);
```

Synchronous Drives

```
// drive data in Re-NBA region of the current cycle vif.bus.data[3:0] <= 4'h5;
```

// wait for 2 default clocking cycles, then drive data ##2;

vif.bus.data <= 2;

```
interface dut_if (input clk);
logic [7:0] data;
```


default clocking bus @(posedge clk); output data; endclocking

endinterface

// remember the value of r and then drive data 2 (bus) cycles later vif.bus.data <= ##2 r;

// Error: regular intra-assignment delay not allowed in synchronous drives vif.bus.data <= #4 r;

Input and output skews



- If an input skew is specified, then the signal is sampled at skew time units before the clock event.
- If an output skew is specified, then output (or inout) signals are driven skew simulation time units after the corresponding clock event.
- Default input skew is #1step
- Default output skew is #0

Clocking block skews

```
clocking cb_mem @(posedge clk);
input #1 rdata;
output #2 wdata;
output addr,wr;
endclocking

clocking cb_mem @(posedge clk);
default input #1ns output #2ns
input rdata;
output wdata;
output addr,wr;
endclocking
```

