



# SystemVerilog LAB5

After completing this lab, you should be able to: cidvisi.com
Mobile: 994 995 4576

WWW. LCC Complement testbenches using program block.
Understand how to define I/O Signals in program block.

Understand how to Specify directions of the signals in program

block.


Implement top module which connects dut and tb. Werify DUT behavior with the help of self-checking mechanism in program block(testbench).

Learning Unlimited. Coding InDelible.

www.youtube.com/LucidVLSI

Verilog, VHDL, SystemVerilog, UVM, FPGA, Student Workshops & Faculty Development Program





Verilog, VHDL, SystemVerilog, UVM, FPGA, Student Workshops & Faculty Development Program



# LAB5: Use lab5 directory for this lab

#### Step 1: Convert module testbench to program block based testbench.

 Open file testbench.sv and define program block with required ports.

Refer specification to know the required signals (I/O Pins).

Add this code in Section 1 in testbench.sv

XC.

program testbench(clk,reset,dut\_inp,inp\_valid, 94 995 4576 dut\_outp,outp\_valid,busy,error);

.....

endprogram

DVLS

Development Program

- Define signal directions for the above added port list.
- Define signal as output if your requirement is to drive signal
   Oding in TB. na unlimited. Coding in Delible.
  - Define signal as input if your requirement is to sample signal in TB

Verilog. Student Wo Example: Add this code in Section1 in testbench.sv.

output reset;

output [7:0] dut\_inp;

4.

//define direction for all ports

//Signal directions in TB are opposite to DUT port directions

### Step 2: Define TB variables required to testbench purpose.

 Copy the entire Section 4 from lab4/testbench.sv file to lab5/testbench.sv.



Learning Unlimited. Coding InDelible.

#### Step 3: Define required TB methods.

1. Copy entire Section5 from lab4/testbench.sv file to lab5/testbench.sv.

### Step 4: Collect DUT output in TB (program block).

1. Copy entire Section8 from lab4/testbench.sv file to lab5/testbench.sv.

## the Verification flow.

1) Copy entire Section6 from lab4/testbench.sv file to 4 995 4576 lab5/testbench.sv Example:

raja@lucidvlsi.com

initial begin

pkt count=10; apply reset();

repeat(pkt count) begin

inp stream.delete();

wait(busy==0);

generate\_stimulus(stimulus\_pkt),ding\_inDelible.

pack(inp stream, stimulus pkt);

q\_inp.push\_back(stimulus\_pkt);

drive(inp stream);

Verlog. VHDL, repeat(5) @(posedge clk); og. UVM. FPGA.

Student Works // Wait for dut to process the packet and to drive on nt Prograf output

wait(busy==0);//drain time repeat(10) @(posedge clk);//drain time

result();

Sfinish;

end



Student Wo

# UCID VLSI

Learning Unlimited. Coding InDelible.

#### Step 6: Define module top and instantiate DUT and TB.

1) Open file top.sv and define module top with required bunch of signals to connect DUT(rtl router) and TB(program block). Refer specification to know the required signals (I/O Pins). Add this code in Section 1 in top.sv module top(); logic clk; raja@lucidvlsi.com logic reset;

logic [7:0] dut inp; Mobile: 994 995 4576

endmodule

2) Initialize clk to 0 in initial block and generate clock. Add this code in Section 2 in top.sv

Example:

initial clk=0;

always #5 clk = "clk" limited. Coding In Delible.

Instantiate router dut with instance name dut inst along with port connections. Use name based port mapping. Add this code in Section 3 in top.sv Ex: router\_dut dut\_inst en verlog. UVM. FPGA.

(.clk(clk), reset(reset), Development Program

 Instantiate program block with instance name tb inst along with port connections. Use name based port mapping. Add this code in Section 4 in top.sv

Ex: testbench tb inst (.clk(clk),.reset(reset),.....);





Learning Unlimited. Coding InDelible.

Step 7: Run the simulation and validate the output of DUT with the results printed by self-checking mechanism.

- Compile top.sv testbench.sv and router\_dut.sv files
- Check the test Passed or Failed and debug the if there are any failures.

# Raja Bandi

ww.lucidvlsi.com

raja@lucidvlsi.com Mobile: 994 995 4576

# LUCID VLS

Learning Unlimited. Coding InDelible.

www.youtube.com/LucidVLSI

Verilog, VHDL, SystemVerilog, UVM, FPGA, Student Workshops & Faculty Development Program