

7

SystemVerilog LAB7

Refer completing this lab, you should be able to: |CidVlsi.com | Mobile: 994 995 4576 | WWW.lucidVimplement interface as a port to program block(TB).

Understand how to use interface as port in TB.

Understand how to drive/sample signals using

interface port in TB.


Understand how to connect interface instance to interface port of program block.

Verify DUT behavior with the help of self-checking

mechanism in program block(testbench)./LucidVLSI

Verilog. VHDL. SystemVerilog. UVM. FPGA. Student Workshops & Faculty Development Program







LAB7: Copy lab6 directory as lab7

Step 1: Define interface as port in program block port list.

Open file testbench.sv and define interface as port.

Ex.

program testbench(input clk, router_if vif);

Step 2: Access all dut (ports) signals using vif port.



```
Ex:
Old code: Signals are part of testbench I/O Port list
reset <=1;
inp_valid <=1;
dut_inp <=1;
wait(busy==0);
Unlimited Coding InDelible.
```

```
MUX ADD COMP
```

```
New Code: Signals are part of interface Port vif.
vif.reset <= 1; WWW.youtube.com/LucidVLS|
vif.inp_valid <=1;
```

Verilog. vif.dut_linp <=1; SystemVerilog. UVM. FPGA.
Student Workshops & Faculty Development Program



Learning Unlimited. Coding InDelible.

Step 3: Connect interface instance to program block(TB).

- Open top.sv and modify section 4 (Program Block (TB) instantiation).
- Connect interface instance to port vif in port connection.
 Use name based port mapping.
 Add this code in Section4 in top.sv

Ex:

Batestbench tb_inst (.clk(clk), .vif (router_if_inst); |ucidv|si.com

Step 4: Run the simulation and validate the output of DUT with the results 4576 printed by self-checking mechanism.

- run the simulation.
- Check the test Passed or Failed and debug the if there are any failures.

Learning Unlimited. Coding InDelible.

www.youtube.com/LucidVLSI

Verilog. VHDL. SystemVerilog. UVM. FPGA. Student Workshops & Faculty Development Program