



### SystemVerilog LAB1

After completing this lab, you should be able to: ala@lucidvisi.com WWW. Lucid Understand the design specification. Mobile: 994 995 4576

Use structures, dynamic arrays and queues.

Implement user defined data types using typedef.

Implement functions/tasks with structure as argument.

Use ref direction with methods.

Generate and drive stimulus into DUT.

Verify DUT behavior with waveform.

Learning Unlimited. Coding InDelible.

www.youtube.com/LucidVLSI

Verilog. VHDL. SystemVerilog. UVM. FPGA. Student Workshops & Faculty Development Program



#### LAB1:

<u>Step 1: Instantiate dut (router\_dut) in testbench along with ports connections.</u>

- 1. Open testbench.sv.
- Define required signals(clk,reset,dut\_inp....) for port connections. Refer specification to know the required signals(I/O Pins). Add this code in Section 1 in testbench.sv.
- 3. Instantiate router\_dut with instance name dut\_inst along with port connections. Use name based port mapping.

### Step 2: Generate clock and reset in testbench.

- 1. Initialize clk to 0 in initial block and generate clock.
- 2. Add the below code in Section 3 in testbench.sv

ear always #5 clk = Fclk; ited. Coding InDelible.

log, UVM, FPGA,

- 3. Write task named apply reset to apply reset to DUT.
- 4. Add the below code in Section 5 in testbench.sv

Verilog.



## LUCID VLSI

Learning Unlimited. Coding InDelible.

Step 3: Create Packet type with "Packet format" in TB (refer topic2 slides).

- Use structure to create packet format (refer topic2, slide 13
   and dut specification). Add this code in Section 4 in
   testbench.sv
- Define the packet (from above step) as user defined structure type using typedef. Add this code in Section 4 in testbench.sv
- 3. Define payload using dynamic array

  (refer topic2 slides, slide13 ).

  Taja@lucidvlsi.com

Step 4: Write a function to generate stimulus bile: 994 995 4576

- Define void function with packet type (from step3.2) as argument with ref direction.
- 2) Add the below code in Section 5 in testbench.sv

function automatic void generate\_stimulus (ref packet pkt);
\_earning Unlimited. Coding InDelible.

- 3) Inside generate stimulus method, do the following:
  - Generate random stimulus on pkt.sa,pkt.da fields of packet. (refer topic2 slides, slide13).
  - 2) Generate random payload sizes (from 2bytes-to-1990 bytes). (refer topic2 slides, slide13).
  - 3) Assign complete packet length to "Length" field of packet. (refer topic2 slides, slide13).
    - Assign sum of payload elements to "crc" fled of packet. (refer topic2 slides, slide13).



# LUCID VLSI

Learning Unlimited. Coding InDelible.

#### Step 5: Drive stimulus into DUT (Design Under Test).

- Write a task named drive with packet as argument with input direction.
- Add the below code in Section 5 in testbench.sv task drive (input packet pkt);
- 3) Inside drive method, do the following

aja Bandi Wait for buys signal to become 0. a Jucid VISI.com
Ex: wait (busy==0);
2. Assert inp\_valid when driving first byte of the packet 5 4576

Assert inp\_valid when driving first byte of the packet (assign value 1 to inp\_valid).
 Ex: @(posedge clk);

inp\_valid<=1; //Start of Packet

 Drive complete packet into dut (8-bits/clock) by waiting on posedge clk.

Ex: dut\_inp<=pkt.sa;

earnin@(posedge.dlk);nited. Coding InDelible.

dut\_inp<=pkt.da;

//drive rest of the packet in the same manner (refer topic2 slides, slide13).

 De-assert inp\_valid for the last byte of the packet (assign value 0 to inp\_valid).

Ex: @(posedge clk); inp\_valid<=0; //End of Packet



Student W

### UCID VLSI

Learning Unlimited. Coding InDelible.

#### Step 6: Write initial block to start the verification flow.

- 1) Implement initial block and call all the methods you have implemented so far.
- 2) Add the below code in Section 6 in testbench.sv packet stimulus pkt;

initial begin

apply reset();

generate stimulus(stimulus pkt);

drive(stimulus pkt);

repeat(5) @(posedge clk); raja@lucidvisi.com

//Wait for dut to process the packet and to drive on output 5.4576

wait(busy==0);

repeat(10) @(posedge clk);

Sfinish;

end

Step 7: Validate the output of DUT with waveform.

1. Use \$dumpvars to dump waveform.

Add the below code in Section 7 in testbench.sv

initial begin

\$dumpfile("dump.vcd"); \LucidVLS

\$dumpvars(0,testbench.dut\_inst);

- 2. Add signals dut\_inp,inp\_valid,outp\_valid and dut\_outp to waves.
  - 3. Compare input packet driven into dut with the output packet from dut and check if it is matching or mismatching.
  - If all packets match, then test is "Passed" or "Failed".



### Reference input waveform:

