

## **Procedural Blocks**

- always
- always\_comb
- always\_latch
- always\_ff
- final

# always block

- The Verilog always procedural block is used for general purpose modeling.
- At the RTL level, the always procedural block can be used to model:
- combinational logic, latched logic, and sequential logic

```
always @(a, b)
begin
sum = a + b;
diff = a - b;
prod = a * b;
end
```

```
always @(posedge clk)
if(reset) q<=d;
else q<=0;


always @(clk or d)
lf(clk) q<=d;
```




With SystemVerilog, this same example could be written as follows:

if (en) y = a;

Designer's intent was to model combinational logic.
So, tools can issue a warning that a latch would be required





# always\_comb

#### always\_comb

if (!mode)

$$y = a + b$$
;

else

$$y = a - b$$
;

1) The always\_comb procedural block is used to indicate the intent to model combinational logic

 Infers sensitivity list automatically. (mode,a,b)

3) Automatic evaluation at time zero

4) The always\_comb procedural block also requires that variables on the left-hand side of assignments cannot be written to by any other procedural block

# always\_comb

 The always\_comb procedural block also requires that variables on the left-hand side of assignments cannot be written to by any other procedural block

```
always @(sel or inp1 or inp2)
begin
if(sel)
out = inp1;
else
out = inp2;
end
always @(sel)
out = !inp3;
```

```
always_comb begin
if(sel)

out = inp1;
else


out = inp2;
end


always @(sel)


out = !inp3;
```


```
always_comb begin
if(sel)
out = inp1;
else
out = inp2;
end
always_comb
out = !inp3;
```

# **Time-0 Initialization issues**










## Time-0 Initialization issues



## always\_latch

- The always\_latch procedural block is used to indicate that the intent of the procedural block is to model latched-based logic.
- always\_latch infers its sensitivity list, just like always\_comb.

Ex: always\_latch if (enable) q <= d;

- Variables written in an always\_latch procedural block cannot be written by any other procedural block.
- The always\_latch procedural blocks also automatically execute once at time zero

### always\_ff

The always\_ff specialized procedural block indicates that the designer's intent is to model synthesizable sequential logic behavior.

```
Ex: always_ff @(posedge clock, negedge resetN)

if (!resetN) q <= 0;

else q <= d;
```

- A sensitivity list must be specified with an always\_ff procedural block.
- This allows the engineer to model either synchronous or asynchronous set and/or reset logic, based on the contents of the sensitivity list.

#### final block

- The final procedure is like an initial procedure, defining a procedural block of statements, except that it occurs at the end of simulation time and executes without delays.
- > A final procedure is typically used to display statistical information about the simulation
- A final procedure executes when simulation ends due to an explicit or implicit call to \$finish.


#### Fx:


#### final begin


\$display("Number of cycles executed %d",\$time/period); \$display("Test Passed ");

end

```
module test;
                                                            initial begin
                                                            //stimulus monitoring code
dut dut_inst(.....);
                                                            If(dut_out==5)
                                                            $finish;
                                                             end
  initial begin
  //stimulus generation code
  If(error==1)
                                                            initial begin
  $finish;
                                                            //protocol monitoring code
  end
                                                            If(violations==5)
                                                             $finish;
                                                             end
final begin
$display("Number of cycles executed %d",$time/period);
If(error !=0)
 $display("Test terminated due to error condition");
If(violations !=0)
$display("Test terminated due to Protocol violations");
$display("Test PASSED"
end
```







# always\_comb compared to always @\*

- The SystemVerilog always\_comb procedure differs from always @\* in the following ways:
- always\_comb automatically executes once at time zero,
- whereas always @\* waits until a change occurs on a signal in the inferred sensitivity list.
- always comb is sensitive to changes within the contents of a function,
- whereas always @\* is only sensitive to changes to the arguments of a function.
- Variables on the left-hand side of assignments within an always\_comb procedure, including variables from the contents of a called function, shall not be written to by any other processes,
- whereas always @\* permits multiple processes to write to the same variable.
- Variable that is read and written in always\_comb won't be added to sensitivity list but always@\* will add to sensitivity list.
- Statements in an always\_comb shall not include those that block, have blocking timing or event controls, or fork-join statements.
- always\_comb is sensitive to expressions in immediate assertions within the procedure and within the contents of a function called in the procedure.
- whereas always @\* is sensitive to expressions in immediate assertions within the procedure only.

```
y = (a \& b) \mid (c \& d) \mid myfunction(f);
always @* begin // equivalent to @(a or b or c or d or tmp1 or tmp2)
tmp1 = a \& b;
tmp2 = c \& d;
                                                               always @* begin // same as @(a or en)
y = tmp1 \mid tmp2;
                                                               y = 8'hff;
end
                                                               y[a] = !en;
                                                               end
always @ * begin // equivalent to @(b)
                                                               // same as @(state or go or ws)
@(i) kid = b; // i is not added to @.*
                                                               always @* begin
end
                                                               next = 4'b0;
                                                               case (1'b1)
always @* begin // equivalent to @(a or b or c or d)
                                                               state[IDLE]: if (go) next[READ] = 1'b1;
x = a \wedge b;
                                                                             else next[IDLE] = 1'b1;
@*//equivalent to @(c or d)
                                                               state[READ]: next[DLY] = 1'b1;
x = c \wedge d;
                                                               state[DLY]: if (!ws) next[DONE] = 1'b1;
end
                                                                             else next[READ] = 1'b1;
                                                               state[DONE]: next[IDLE] = 1'b1;
                                                               endcase
                                                               end
```

always @(\*) // equivalent to @(a or b or c or d or f)