

# 6

## SystemVerilog LAB6

Raja After completing this lab, you should be able to: cidvlsi.com

Mobile: 994 995 4576

WWW.lucid\Implementinterface.

Understand how to define signals in interface.
Understand how to instantiate interface inside top
module.

Understand how to connect signals of interface to dut and program block.

dut and program block.


Verify DUT behavior with the help of self-checking

mechanism in program block(testbench)

MUX MECHanism in program block(testbench)./LucidVLSI

Verilog. VHDL. SystemVerilog. UVM. FPGA. Student Workshops & Faculty Development Program







### LAB6: Use lab6 directory for this lab

#### Step 1: Define interface with required signals in it.

1) Open file top.sv and define interface with required signals to connect to DUT and TB. Refer specification to know the required signals (I/O Pins). Add this code in Section7 in top.sv

raja@lucidvlsi.com interface router\_if (); logic reset;

logic [7:0] dut\_inp; Mobile: 994 995 4576

www.lucidvisi.collogic inp\_valid;

//Define all the signals endinterface

Step 2: Instantiate interface on top module ed. Coding InDelible.

1) Open top.sv and instantiate interface with instance name 

Verilog. Ex. Pouter if router if inst (); em Verilog. UVM. FPGA.

Student Workshops & Faculty Development Prograi



# LUCID VLSI

Learning Unlimited. Coding InDelible.

#### Step 3: Connect interface signals to ports of DUT and TB.

- 1) Open top.sv and Instantiate router dut with instance name dut inst along with port connections.
- Connect interface signals to DUT ports in port connection. Use name-based port mapping. Add this code in Section3 in top.sv

Kaja Bandi


Ex:

router dut dut inst (.clk(clk),

.reset(router\_if\_inst.reset),a@lucidv|si.com .dut\_inp(router\_if\_inst.dut\_inp);

.inp\_valid(router\if\_inst.inp\_valid),94 995 4576 //Connect rest of the ports

.....);



port connections. 4) Connect interface signals to TB ports in port connection. Use name based port mapping.

Add this code in Section 4 in top syed. Coding In Delible.

testbench tb\_inst (.clk(clk), .reset(router\_if\_inst.reset),

.dut inp(router if inst.dut inp), .inp\_valid(router\_if\_inst.inp\_valid), UVM. FPGA. Verilog. VHDL

//Connect rest of the ports

Step 7: Run the simulation and validate the output of DUT with the results printed by self-checking mechanism.

- 1. Copy lab5/testbench.sv into lab6 directory and run the simulation.
- Check the test Passed or Failed and debug the if there are any failures.



Student Worksho