


Router DUT Specification:



Verilog
***DuT supplied in the lab is strictly for testbench purpose and not
Studen synthesizable** ops & Faculty Development Program





Learning Unlimited. Coding InDelible.

I/O PINS:

Pin Name	Direction	Size (bits)	Functionality
clk	input	1	All operations happen at posedge of clk
reset	input	1	Active high, asynchronous reset pin
dut_inp	input	8	Input Data pin.
v.lucidvisi.cor	input	1	Indicates valid packet on dut_inp Value 1 indicates start of packet. Value 0 indicates end of packet
dut_outp	output	8	Output Data pin.
outp_valid	output	1	Indicates valid data on dut_outp Value 1 indicates start of packet. Value 0 indicates end of packet.
busy Learn	output ng Ur	imite youtube	Indicates router availability. Value 1 indicates router is busy and don't drive any packet on data_inp.
Verilog VHI	I SV	stem\	Value 0 indicates router is ready to accept the packet.
error ent Worksho	output &	aculty	Refer page 4 for full description of this pin / e



Learning Unlimited. Coding InDelible.

Input data port (dut_inp) is 8-bit wide.

One can drive 8-bits into router per clock.

Input port inp_valid indicates start/end of packet.

Value high on inp_valid indicates start of packet and low indicates end of packet.

Output data port (dut_outp) is 8-bits wide and DUT can output 8-bits per clock.

Output port outp_valid will be driven by DUT and indicates start/end of packet.

Value high on outp_valid indicates start of packet and low indicates end of 4.5.7 (packet.

Output pin busy indicates router availability.

Value 1 indicates router is busy and don't drive any packet on dut_inp.
Value 0 indicates router is ready to accept the packet.

Minimum packet length is 12 bytes and max is 2000 bytes. Below is the *packet format* which comes as input to dut. RTL accepts 8-bits per clock.

SA	DA	Length (length of complete packet)	CRC (of payload)	Payload
1 byte	1 byte	4 bytes	4 bytes eVelopr	2-to-1990 bytes



DUT internally calculates CRC (of payload only) and if that is not matching with CRC in the received packet then packet will be dropped.

Output port "error" is a 4-bit port and indicates the error status of the router.

Below table lists the error codes and their meaning

nio	Error code: Value	Meaning
aja	o)dII(Router Successfully processed packet.
	dvisi.c	Protocol Violation. Packet driven while Router is busy.
	2	Packet Dropped due to CRC mismatch.
	3	Packet Dropped due to Minimum packet size mismatch.
	4	Packet Dropped due to Maximum packet size mismatch.
	5 Lea	Packet Corrupted. Imited Coding In Delible Packet dropped due to packet length mismatch.
-	104	Step 1: Check value of len filed of packet driven from TB Step 2: Check total number of bytes received in DUT in the
Ver	ilog. V	waveform (Check dut_inp). Check value of Step 1 matching with Step 2 or not.
tuden	t Works	shops & Faculty Development Progr



Reference input waveform:

