



## RTL: Register Transfer Level






```
module testbench;
 reg clk,reset;
 reg [3:0] tb_din;
 wire [3:0] tb_dout;
 dff dff_inst (clk,reset,tb_din,tb_dout);
 always #5 clk = ~clk;
 initial begin
  clk=0;reset=0;tb_din=0;
  #1 reset=1;
  #3 reset=0;
  @(posedge clk);
   tb din=1;
  @(posedge clk);
  tb_din=2;
  @(posedge clk);
#50 $finish;
endmodule
```


```
module dff (clk,reset,din,dout);

input clk,reset;
input [3:0] din;
output [3:0] dout;

reg [3:0] dout;

always @(posedge clk or posedge reset)
begin
if(reset==1'b1)
dout <= 4'b000;
else begin
dout <= din;
end
end
endmodule
```





## TB -> RTL races

## Active Region

T1 : RTL Sampling the stimulus (Read on inputs):

RTL Thread waiting on posedge clk : always@(posedge clk) q <= d;

T2: TB Stimulus Generation and Driving (Write on inputs):

TB Thread: @(posedge clk) d = 1;

- > Mixing Design and Testbench activity in the active region causes race .
- Will your design sample old value or new value ?

Depends on simulator scheduling order

