




	3 -
	 4 -
	 4 -
	 5 -
	 8 -
	 8 -
	 10 -
	12 -
	13 -
	 16 -
	 17 -
	 18 -
	 19 -
	 20 -
	 21 -
	 29 -
	 30 -
	 30 -
	 32 -
RISC_CPU	 33 -
	38 -
	 40 -
	40 -
	43 -
	_

Quartus











```
_
```


```
library ieee;
use ieee.std_logic_1164.all;
entity clkgen is
port(clk,reset :in std_logic;
      clk1,fetch,alu_clk: out std_logic);
end clkgen;
architecture behav of clkgen is
type my_type is (idle,c0,c1,c2,c3,c4,c5,c6,c7);
signal pr_state,next_state : my_type;
begin
 seq:process(clk)
 begin
 clk1<=not clk;
 if(falling_edge(clk)) then
 if (reset='1') then
 pr_state<=idle;</pre>
 else
 pr_state<=next_state;</pre>
 end if;
```

```
end if;
 end process seq;
 ns:process(pr_state)
 begin
 case pr_state is
 when c0=>next state<=c1;
 when c1=>next_state<=c2;
 when c2=>next_state<=c3;
 when c3=>next_state<=c4;
 when c4=>next_state<=c5;
 when c5=>next state<=c6;
 when c6=>next_state<=c7;
 when c7=>next_state<=c0;
 when idle=>next_state<=c0;
 end case;
 end process ns;
 op:process(pr_state)
 begin
case pr_state is
 when c0=>fetch<='0';alu clk<='0';
 when c1=>fetch<='0';alu clk<='1';
 when c2=>fetch<='0';alu clk<='0';
 when c3=>fetch<='0';alu_clk<='0';
 when c4=>fetch<='1';alu_clk<='0';
 when c5=>fetch<='1';alu clk<='0';
 when c6=>fetch<='1';alu_clk<='0';
 when c7=>fetch<='1';alu clk<='0';
 when idle=>fetch<='0';alu_clk<='0';
 end case;
 end process op;
 end behav;
```





clk1 clk1 8 8 clk1 CPU load\_ir load\_ir ena 2 16 5 11 CPU 2K 8 11 8 8 8 8 state state 8 8 state 1 state 1 8 8




```
library ieee;
use ieee.std logic 1164.all;
entity instruction_register is
port(data: in std_logic_vector(7 downto 0);
      ena: in std_logic;
       clk1:in std logic;
       rst : in std_logic;
       opcode : out std_logic_vector(4 downto 0);
       ir_addr : out std_logic_vector(10 downto 0));
       end instruction_register;
architecture behav of instruction register is
signal state : std_logic;
begin
process(clk1)
begin
if(rising_edge(clk1)) then
if(rst='1')then
opcode<="00000";
ir_addr<="00000000000";
state<='0';
elsif(ena='1')then
case state is
when'0'=>
opcode<=data(7 downto 3);
ir_addr(10 downto 8)<= data(2 downto 0);</pre>
state<='1';
when'1'=>
ir addr(7 downto 0)<=data;</pre>
state<='0';
when others=>
opcode<="XXXXX";
ir addr<="XXXXXXXXXXX";</pre>
state<='X';
end case;
else state<='0';
end if;
end if;
end process;
end behav;
```

20.0 ns 30.0 ns 50.0 ns 60.0 ns 70.0 ns 80.0 ns 90.0 ns 100.0 ns 110.0 ns 120.0 ns В0 dk1 rst ВО 00100111 01010000 10111101 10011111 01101110 B 00100111 10010011 ⇒ opc\_iraddr B 0000000000... 00000000000000000 1011110100000000 1011110110011111

8 8

ena CPU load\_acc clk1

>




➣


```
library ieee;
use ieee.std_logic_1164.all;
entity accum is
port(data : in std_logic_vector(7 downto 0);
        ena : in std_logic;
        clk1: in std_logic;
        rst : in std_logic;
        accum : out std_logic_vector(7 downto 0));
end accum;
architecture behav of accum is
begin
process(clk1)
begin
if(rising_edge(clk1)) then
```

```
if(rst='1') then
accum<="00000000";
elsif(ena='1') then
accum<=data;
end if;
end if;
end process;
end behav;
```

 $\triangleright$ 




ena CPU load\_acc clk1



```
➣
```

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity myalu is
port(alu clk: in std logic;
     accum, data: in std logic vector(7 downto 0);
      opcode: in std logic vector(4 downto 0);
      data_specical: in std_logic_vector(10 downto 0);
      zero: out std_logic;
      alu out: out std logic vector(7 downto 0));
end myalu;
architecture behav of myalu is
begin
zero<='1' when accum="00000000" else
      '0';
process(alu clk)
begin
if (rising_edge(alu_clk)) then
case opcode is
when "00000"=>alu out<=accum;--HLT
when "00010"=>alu out<=accum;--SKZ
when "00100"=>alu out<=data+accum;--ADD
when "00110"=>alu_out<=data and accum;--ANDD
when "01000"=>alu out<=data xor accum;--XORR
when "01010"=>alu out<=data;--LDA
when "01100"=>alu out<=accum;--STO
when "01110"=>alu out<=accum;--JMP
--when "00001"=>alu out<=accum;--HLT#
--when "00011"=>alu_out<=accum;--SKZ#
when "00101"=>alu out<=data specical(7 downto 0)+accum;--ADD#
when "00111"=>alu out<=data specical(7 downto 0) and accum;--ANDD#
when "01001"=>alu_out<=data_specical(7 downto 0) xor accum;--XORR#
when "01011"=>alu out<=data specical(7 downto 0);--LDA#
--when "01101"=>alu out<=accum;--STO#
--when "01111"=>alu out<=accum;--JMP#
when "10000"=>alu out<=accum(6 downto 0) & '0';--SLL
when "10010"=>alu_out<='0' & accum(7 downto 1);--SRL
when "10100"=>alu out<=accum(6 downto 0) & accum(7);--ROL
when "10110"=>alu out<=accum(0) & accum(7 downto 1);--ROR
when
```

```
"11000"=>alu out<=conv std logic vector(conv integer(accum)*conv integer(data)
,8);--*
when
"11010"=>alu out<=conv std logic vector(conv integer(accum)/conv integer(data)
,8);--/
when "11100"=>alu out<=accum-data;--SUB
when "11110"=>alu out<=not accum;--NOT
--when "10001"=>alu out<=accum(6 downto 0) & '0';--SLL#
--when "10011"=>alu out<='0' & accum(7 downto 1);--SRL#
--when "10101"=>alu out<=accum(6 downto 0) & accum(7);--ROL#
--when "10111"=>alu out<=accum(7) & accum(6 downto 0);--ROR#
when
"11001"=>alu out<=conv std logic vector(conv integer(accum)*conv integer(data
_specical(7 downto 0)),8);--*#
when
"11011"=>alu out<=conv std logic vector(conv integer(accum)/conv integer(data
specical(7 downto 0)),8);--/#
when "11101"=>alu out<=accum-data specical(7 downto 0);--SUB#
--when "11111"=>alu out<=not accum;--NOT#
when others => alu out<="XXXXXXXXX";
end case;
end if;
end process;
end behav;
\triangleright
```



Þ




library ieee;


use ieee.std\_logic\_1164.all;

	Nesse	Value at	0 ps	20.0 ns	40.0 ns	60.0 ns	80.0 ns	100.0 ns	120.0 ns	1 <del>4</del> 0.
	Name	0 ps	0 ps							
i <u>b</u>	▷ in	B 11100001	1110000	1 100	10001 001010	01 1011	1001 0110	00001 01010	000 1011	0101
in_	data_ena	B 1								
**	▷ data	B 11100001	1110000	1	ZZZZZZZZ	1011	1001		ZZZZZZZZ	

Þ




- 17 -



 $\triangleright$ 


 $\triangleright$ 



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity counter is
port(load,clk,rst: in std_logic;
    ir_addr: in std_logic_vector(10 downto 0);
    pc_addr: buffer std_logic_vector(10 downto 0));
```

```
end counter;
architecture behav of counter is
begin
process(clk,rst)
begin
if(rst='1') then
pc_addr<="0000000000";
elsif(rising_edge(clk)) then
if(load='1') then
pc_addr<=ir_addr;</pre>
else
pc_addr<=pc_addr+1;</pre>
end if;
end if;
end process;
end behav;
```

>




➣




```
library ieee;
use ieee.std_logic_1164.all;
entity machinectl is
port(ena : out std_logic;
    fetch : in std_logic;
    rst :in std_logic);
end machinectl;
```

```
architecture behav of machinectl is
begin
process(fetch,rst)
begin
if(rst='1') then
ena<='0';
elsif(rising_edge(fetch)) then
ena<='1';
end if;
end process;
end behav;
```



/




```
➣
```

```
LIBRARY IEEE;
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
entity machine is
    port(clk1: in std_logic;
                                               -- the clock of cpu
        zero: in std logic;
                                                   --data of acc is zero
        ena: in std logic;
                                               --enable port
        opcode: in std logic vector(4 downto 0);--operation code
        inc pc:out std logic;
                                               --increase pc point
        load_acc: out std_logic;
                                               --acc output enable
        load pc: out std logic;
                                                   --pc point load
        rd:out std logic;
                                               --read from ROM
        wr:out std logic;
                                               --write to RAM
        load ir:out std logic;
                                               --load target address
                                                   --data out enable
        datactl ena:out std logic;
                                               --halt code
        halt:out std logic);
end machine;
architecture behav of machine is
begin
main:process(clk1,zero,ena,opcode)
    type state type is (clk 0,clk 1,clk 2,clk 3,clk 4,clk 5,clk 6,clk 7);
    --define eight state represent for eight clocks
    variable state:state_type;
    --define eight codes using constant standard logic
    constant HLT:std_logic_vector:= "00000";
    constant SKZ:std logic vector:= "00010";
    constant ADD:std logic vector:= "00100";
    constant ANDD:std logic vector:="00110";
    constant XORR:std_logic_vector:="01000";
    constant LDA:std_logic_vector:= "01010";
    constant STO:std logic vector:= "01100";
    constant JMP:std logic vector:= "01110";
    --constant HLT_1:std_logic_vector:= "00001";
    --constant SKZ 1:std logic vector:= "00011";
    constant ADD 1:std logic vector:= "00101";
    constant ANDD_1:std_logic_vector:="00111";
    constant XORR 1:std logic vector:="01001";
    constant LDA_1:std_logic_vector:= "01011";
    --constant STO 1:std logic vector:= "01101";
    --constant JMP_1:std_logic_vector:= "01111";
```

```
constant SLLL:std logic vector:= "10000";
constant SRLL:std_logic_vector:= "10010";
constant ROLL:std_logic_vector:= "10100";
constant RORR:std logic vector:="10110";
constant MUL:std logic vector:="11000";
constant DIV:std logic vector:= "11010";
constant SUB:std_logic_vector:= "11100";
constant NOTT:std_logic_vector:= "11110";
--constant SLLL_1:std_logic_vector:= "10001";
--constant SRLL 1:std logic vector:= "10011";
--constant ROLL_1:std_logic_vector:= "10101";
--constant RORR 1:std logic vector:="10111";
constant MUL_1:std_logic_vector:="11001";
constant DIV_1:std_logic_vector:= "11011";
constant SUB 1:std logic vector:= "11101";
--constant NOTT 1:std logic vector:= "11111";
begin
if(clk1'event and clk1='0')then
                                           -- the negative edge of clock
    if(ena='0')then
                                               --state loop enable
        state:=clk 0;
        inc pc<='0';load acc<='0';load pc<='0';rd<='0';
        wr<='0';load ir<='0';datactl ena<='0';halt<='0';--initialize;
    else
        case state is
        --load the high 8bits instruction
        when clk 0 \Rightarrow
                                               --the zreoth clock
             inc pc<='0';load acc<='0';load pc<='0';rd<='1';--read from ROM
             wr<='0';load ir<='1';datactl ena<='0';halt<='0';
                 state:=clk 1;
        --pc increase then load low 8bits instruction
        when clk 1 =>
                                               --the first clock
                 inc pc<='1';load acc<='0';load pc<='0';rd<='1';
                 --pc increase ,read from ROM
                 wr<='0';load ir<='1';datactl ena<='0';halt<='0';
                 --load the target pc point
                 state:=clk 2;
        --idle
        when clk 2 =>
                                               --the second clock
             inc pc<='0';load acc<='0';load pc<='0';rd<='0';
             wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                 state:=clk 3;
        --the instruction of the halt code
```

```
when clk 3 =>
                                               -- the third clock
                   if(opcode=HLT)then
                       inc pc<='1';load acc<='0';load pc<='0';rd<='0';
                       wr<='0';load ir<='0';datactl ena<='0';halt<='1';
                   else
                       inc pc<='1';load acc<='0';load pc<='0';rd<='0';
                       wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                   end if;
                   state:=clk 4;
           --other code instruction
           when clk 4 =>
                                               --the forth clock
                   if(opcode=JMP)then
                       inc pc<='0';load acc<='0';load pc<='1';rd<='0';
                       wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                   elsif(opcode=ADD or opcode=ANDD or opcode=XORR or
opcode=LDA
                                opcode=ADD 1
                                                        opcode=ANDD 1
                                                  or
opcode=XORR 1 or opcode=LDA 1
                       or opcode=MUL or opcode=DIV or opcode=SUB or
opcode=NOTT
                           or opcode=MUL 1 or opcode=DIV 1 or opcode=SUB 1
                       or opcode=SLLL or opcode=SRLL or opcode=ROLL or
opcode=RORR
                )then
                       inc pc<='0';load acc<='0';load pc<='0';rd<='1';
                       wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                   elsif(opcode=STO)then
                       inc pc<='0';load acc<='0';load pc<='0';rd<='0';
                       wr<='0';load ir<='0';datactl ena<='1';halt<='0';
                   else
                       inc pc<='0';load acc<='0';load pc<='0';rd<='0';
                       wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                   end if;
                   state:=clk 5;
           when clk_5 =>
                                               --the fifth clock
                   if(opcode=ADD or opcode=ANDD
                                                        or
                                                           opcode=XORR
                                                                           or
opcode=LDA
                                opcode=ADD 1
                                                        opcode=ANDD 1
                          or
                                                  or
                                                                           or
opcode=XORR 1 or opcode=LDA 1
                       or opcode=MUL or opcode=DIV or opcode=SUB or
opcode=NOTT
                           or opcode=MUL 1 or opcode=DIV 1 or opcode=SUB 1
                       or opcode=SLLL or opcode=ROLL or
opcode=RORR
               )then
                       inc pc<='0';load acc<='1';load pc<='0';rd<='1';
```

```
wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                    elsif(opcode=SKZ and zero='1')then
                         inc pc<='1';load acc<='0';load pc<='0';rd<='0';
                         wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                    elsif(opcode=JMP)then
                         inc pc<='1';load acc<='0';load pc<='1';rd<='0';
                         wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                    elsif(opcode=STO)then
                         inc pc<='0';load acc<='0';load pc<='0';rd<='0';
                         wr<='1';load ir<='0';datactl ena<='1';halt<='0';
                    else
                         inc pc<='0';load acc<='0';load pc<='0';rd<='0';
                        wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                    end if;
                    state:=clk 6;
            when clk 6 =>
                                                  --the sixth clock
                    if(opcode=STO)then
                         inc pc<='0';load acc<='0';load pc<='0';rd<='0';
                         wr<='0';load ir<='0';datactl_ena<='1';halt<='0';</pre>
                         --output the data
                    elsif(opcode=ADD or opcode=ANDD or opcode=XORR or
opcode=LDA
                                  opcode=ADD 1
                                                           opcode=ANDD 1
                            or
                                                     or
                                                                                or
opcode=XORR_1 or opcode=LDA_1
                         or opcode=MUL or opcode=DIV or opcode=SUB or
opcode=NOTT
                             or opcode=MUL 1 or opcode=DIV 1 or opcode=SUB 1
                         or opcode=SLLL or opcode=SRLL or opcode=ROLL or
opcode=RORR
                    )then
                         inc pc<='0';load acc<='0';load pc<='0';rd<='1';
                         wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                    else
                        inc pc<='0';load acc<='0';load pc<='0';rd<='0';
                         wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                    end if;
                    state:=clk 7;
            when clk 7 =>
                                                  --the seventh clock
                    if(opcode=SKZ and zero='1')then
                         inc pc<='1';load acc<='0';load pc<='0';rd<='0';
                         wr<='0';load ir<='0';datactl ena<='0';halt<='0';
                    else
                         inc pc<='0';load acc<='0';load pc<='0';rd<='0';
                         wr<='0';load ir<='0';datactl ena<='0';halt<='0';
```




 1 HLT
 cpu
 ena=1
 rd=1

 inc\_pc=1
 load\_ir=1
 load\_ir=1


 inc\_pc=0
 load\_ir=0
 rd=0
 inc\_pc=1

 halt=1
 inc\_pc=1
 inc\_pc=1



2

0 ps 0 ps	40.0 ns 6	0.0 ns 80.0	ns 100.0 ns	120.0 ns	140.0 ns	160.0 ns	180.0 ns	200.0 ns	220.0 ns	240.0
alue at 0 ps 20.0 ns 0 ps										
								$\neg$ $\sqcup$		
000 X				00	1					$=$ $\times$
										<u> </u>
	000	000	000					000 001		




4 STO ena=1 rd=1 inc\_pc=1 load\_ir=1

inc\_pc=0 load\_ir=0 rd=0 inc\_pc=1

datactl\_ena=1

datactl\_ena=1 wr=1 RAM

datactl\_ena=1




 5
 JMP
 ena=1
 rd=1

 inc\_pc=1
 load\_ir=1

 inc\_pc=0
 load\_ir=0
 rd=0

 halt=1
 inc\_pc=0
 halt=0
 load\_pc=1,

 inc\_pc=1
 load\_pc=1,





```
library ieee;
use ieee.std_logic_1164.all;
entity addr_decodeer is
port(addrin: in std_logic_vector(10 downto 0);
        addrout: out std_logic_vector(9 downto 0);
        rom_sel,ram_sel: out std_logic);
end addr_decodeer;
architecture behav of addr_decodeer is
begin
addrout<=addrin(9 downto 0);
process(addrin)
begin
case addrin(10) is
```

```
when '0'=>
rom_sel<='1';ram_sel<='0';
when '1'=>
rom_sel<='0';ram_sel<='1';
when others =>
rom_sel<='0';ram_sel<='0';
end case;
end process;
end behav;</pre>
```


		Value at	0 ps	20.0 ns	40.0 ns	60.0 ns	80.0 ns	100.0 ns	120.0 ns	140
	Name	0 ps	0 ps							
i <u>B</u>	▷ addr	B 0110001011	01100010	11011 110001	0001011 111110	1100010 0011	010111101 10111	01111100 \( \)110000	0011101 001111	1010001
out	ram_sel	B 0								
out -	rom_sel	B 1								
				İ			i i	i	1 1	


➣



```
➣
```

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
entity ram is
port (rst : in std_logic;
       ena: in std logic;
       writein, readout: in std logic;
        data: inout std_logic_vector(7 downto 0);
        addr: in std_logic_vector(9 downto 0));
end ram;
architecture behav of ram is
type ram_array is array(0 to 255) of std_logic_vector (7 downto 0);
signal mem:ram array;
begin
process(readout,data,addr,ena)
begin
if(readout='1' and ena='1') then
data<=mem(conv_integer(addr));
else
data<="ZZZZZZZZ";
end if;
end process;
process(writein,rst)
begin
if(rst='1') then
mem(0)<="10111011";--800H DATA_1;
mem(1)<="11111111";--801H DATA 2;
mem(2)<="10101010";-----
elsif(rising_edge(writein)) then
--elsif(writein='1') then
mem(conv_integer(addr))<=data;</pre>
end if;
end process;
end behav;
```





out

data[7] ~... B 0

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rom is
port (ena : in std_logic;
    readout : in std_logic;
    data : out std_logic_vector(7 downto 0);
    addr : in std_logic_vector(12 downto 0));
end rom;
architecture behav of rom is
```

```
type rom_array is array(0 to 1023) of std_logic_vector (7 downto 0);
signal mem:rom_array;
begin
process(addr,ena,readout)
begin
if(readout='1'and ena='1') then
data<=mem(conv_integer(addr));
else
data<="ZZZZZZZZZZ";
end if;
end process;
end behav;</pre>
```

## RISC\_CPU

RISC\_CPU2:inst

CLK rd RD

WR

RESET WR

WR


THALT

RESET WR

WR

THALT


RESET RESET



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity RISC CPU is
port(clk,reset :in std_logic;
      data : inout std_logic_vector(7 downto 0);
      rd,wr,halt : out std_logic;
      addr: buffer std_logic_vector(10 downto 0));
end RISC_CPU;
architecture instru of RISC CPU is
component clkgen is
port(clk,reset :in std_logic;
      clk1,fetch,alu_clk: out std_logic);
end component;
component instruction register is
port(data: in std_logic_vector(7 downto 0);
      ena: in std logic;
      clk1:in std_logic;
      rst : in std_logic;
      opcode: out std logic vector(4 downto 0);
      ir_addr : out std_logic_vector(10 downto 0));
end component;
component accumulator is
port(data : in std_logic_vector(7 downto 0);
      ena: in std_logic;
      clk1: in std_logic;
      rst: in std logic;
      accum: out std_logic_vector(7 downto 0));
end component;
component myalu is
```

```
port(alu clk: in std logic;
      accum, data: in std logic vector(7 downto 0);
      opcode: in std_logic_vector(4 downto 0);
      data_specical: in std_logic_vector(10 downto 0);
      zero: out std logic;
       alu out: out std logic vector(7 downto 0));
end component;
component machinectl is
port(ena : out std logic;
      fetch : in std_logic;
      rst :in std logic);
end component;
component machine is
port(clk1: in std_logic;
                                           --the clock of cpu
        zero: in std logic;
                                                    --data of acc is zero
        ena: in std logic;
                                               --enable port
        opcode: in std_logic_vector(4 downto 0);--operation code
        inc pc:out std logic;
                                               --increase pc point
        load acc: out std_logic;
                                               --acc output enable
        load_pc: out std_logic;
                                                    --pc point load
        rd:out std logic;
                                               --read from ROM
        wr:out std logic;
                                               --write to RAM
        load ir:out std logic;
                                               --load target address
                                                    --data out enable
        datactl_ena:out std_logic;
                                               --halt code
        halt:out std logic);
end component;
component myaddr is
port (fetch : in std_logic;
      ir addr,pc_addr : in std_logic_vector( 10 downto 0);
      addr: out std_logic_vector(10 downto 0));
end component;
component counter is
port(load,clk,rst : in std logic;
      ir addr: in std logic vector(10 downto 0);
      pc_addr : buffer std_logic_vector(10 downto 0));
end component;
component datactl is
port(in_alu_out : in std_logic_vector(7 downto 0);
      data ena: in std logic;
      data : out std_logic_vector(7 downto 0));
end component;
signal carry clk1, carry fetch, carry alu clock : std logic;
signal carry zero, carry machine ena: std logic;
```

```
signal carry inc pc, carry load acc, carry load pc: std logic;
signal carry load ir, carry datactl ena: std logic;
signal carry_opcode : std_logic_vector(4 downto 0);
signal carry ir addr: std logic vector(10 downto 0);
signal carry alu out : std logic vector(7 downto 0);
signal carry accum: std logic vector(7 downto 0);
signal carry_pc_addr : std_logic_vector( 10 downto 0);
signal carry_specicaldata: std_logic_vector(10 downto 0);
begin
U0:clkgen port map(clk,reset,carry_clk1,carry_fetch,carry_alu_clock);
U1:instruction register
                                                                               port
    map(data,carry_load_ir,carry_clk1,reset,carry_opcode,carry_ir_addr);
U2:accumulator
                                             port
                                                                               map
    (carry_alu_out,carry_load_acc,carry_clk1,reset,carry_accum);
U3:myalu
                                                                               port
    map(carry alu clock,carry accum,data,carry opcode,addr,carry zero,carry alu
U4:machinectl port map(carry machine ena, carry fetch, reset);
U5:machine
                                                                               port
    map(carry clk1,carry zero,carry machine ena,carry opcode,carry inc pc,
    carry_load_acc,carry_load_pc,rd,wr,carry_load_ir,carry_datactl_ena,halt);
U6:myaddr port map(carry_fetch,carry_ir_addr,carry_pc_addr,addr);
U7:counter
                                                                               port
    map(carry load pc,carry inc pc,reset,carry ir addr,carry pc addr);
U8:datactl port map(carry_alu_out,carry_datactl_ena,data);
end instru;
                                          CPU
                                                                    RISC_CPU
  1
  2
  3
     RISC_CPU
                                     rst
                                                                 rst
RISC_CPU
                                                          CPU
                                    rst
            CPU
000H
                                                                      fetch
                                  Rst
    RISC_CPU
                          ROM
                                  000H
```




1

0-3 3.5

4-6 rd

7 7.5


PC



2


3.5 4

5 6 7.5 PC




3

⋗



### ➢ RTL



```
library ieee;
use ieee.std_logic_1164.all;
entity RISC CPU TPO1 is
port( clk : in std_logic;
       reset: in std logic;
halt : out std_logic);
end RISC_CPU_TPO1;
architecture instu of RISC CPU TPO1 is
component RISC_CPU is
port(clk,reset :in std logic;
      data: inout std_logic_vector(7 downto 0);
       rd,wr,halt: out std logic;
       addr: buffer std_logic_vector(10 downto 0));
end component;
component addr decodeer is
port(addrin : in std_logic_vector(10 downto 0);
       addrout : out std_logic_vector(9 downto 0);
      rom_sel,ram_sel: out std_logic);
end component;
component ram1 is
port (rst : in std_logic;
       ena: in std_logic;
       writein,readout: in std_logic;
         data: inout std_logic_vector(7 downto 0);
         addr: in std_logic_vector(9 downto 0));
end component;
component rom1 is
port (ena: in std_logic;
       readout : in std_logic;
         data : out std_logic_vector(7 downto 0);
         addr: in std logic vector(9 downto 0));
end component;
signal carry_rom_sel,carry_ram_sel : std_logic;
signal carry_write,carry_read : std_logic;
signal carry_data1 : std_logic_vector(7 downto 0);
signal carry_addr: std_logic_vector (10 downto 0);
signal carry_addrout : std_logic_vector (9 downto 0);
begin
U0:RISC_CPU port map (clk,reset,carry_data1,carry_read,carry_write,halt,carry_addr);
U1:addr_decodeer port map (carry_addr,carry_addrout,carry_rom_sel,carry_ram_sel);
U2:ram1 port map (reset,carry_ram_sel,carry_write,carry_read,carry_data1,carry_addrout);
U3:rom1 port map (carry_rom_sel,carry_read,carry_data1,carry_addrout);
end instu:
```

ROM RISC\_CPU

Program1 RISC\_CPU

RISC\_CPU RISC\_CPU

2E HLT

Program1 ROM1 RAM1

#### **➢** ROM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rom1 is
port (ena : in std_logic;
      readout : in std_logic;
         data : out std_logic_vector(7 downto 0);
         addr: in std_logic_vector(12 downto 0));
end rom1;
architecture behav of rom1 is
type rom_array is array(0 to 1023) of std_logic_vector (7 downto 0);
signal mem:rom_array;
begin
mem(0)<="11100000"; --00 begin:JMP TST_JMP
mem(1)<="00111100";
mem(2)<="00000000"; --02 HLT//JMP did not work
mem(3)<="00000000";
mem(4)<="00000000"; --04 HLT//JMP did not load PC, it skipped
mem(5)<="00000000";
mem(6)<="10111000"; --06 JMP_OK:LDA DATA_1
mem(7)<="00000000";
mem(8)<="00100000"; --08 SKZ
mem(9)<="00000000";
mem(10)<="00000000"; --0a HLT //SKZ or LDA did not work
mem(11)<="00000000";
mem(12)<="10111000"; --0c LDA DATA_2
mem(13)<="00000001";
mem(14)<="00100000"; --0e SKZ
mem(15)<="00000000";
```

```
mem(16)<="11100000"; --10 JMP SKZ OK
mem(17)<="00010100";
mem(18)<="00000000"; -- 12 HLT
                                //SKZ or LDA did not work
mem(19)<="00000000";
mem(20)<="11011000"; --14 SKZ_OK: STO TEMP //store non-zero value in TEMP
mem(21)<="00000010";
mem(22)<="10111000"; --16 LDA DATA_1
mem(23)<="00000000";
mem(24)<="11011000"; --18 STO TEMP //store zero value in TEMP
mem(25)<="00000010";
mem(26)<="10111000";
                      --1a LDA TEMP
mem(27)<="00000010";
mem(28)<="00100000";
                                  //check to see if STO worked
                      --1c SKZ
mem(29)<="00000000";
mem(30)<="00000000"; --1e HLT
                                 //STO did not work
mem(31)<="00000000";
mem(32)<="10011000";
                      --20 XOR DATA_2
mem(33)<="00000001";
mem(34)<="00100000";
                     --22 SKZ
                                  //check to see if XOR worked
mem(35)<="00000000";
mem(36)<="11100000"; --24 JMP XOR_OK
mem(37)<="00101000";
mem(38)<="00000000";
                     --26 HLT //XOR did not work at all
mem(39)<="00000000";
mem(40)<="10011000"; --28 XOR OK: XOR DATA 2
mem(41)<="00000001";
mem(42)<="00100000";
                     --2a SKZ
mem(43)<="00000000";
mem(44)<="00000000";
                                //XOR did not switch all bits
                      --2c HLT
mem(45)<="00000000";
mem(46)<="00000000";
                                       //CONGRATULATIONS - TEST1 PASSED!
                      --2e END: HLT
mem(47)<="00000000";
mem(48)<="11100000"; --30 JMP BEGIN //run test again
mem(49)<="00000000";
-----@3c-----
mem(60)<="11100000"; --3c TST_JMP: JMP JMP_OK
mem(61)<="00000110";
mem(62)<="00000000"; --3e HLT
                                 //JMP is broken
process(addr,ena,readout)
begin
if(readout='1') then
if(ena='1') then
data<=mem(conv_integer(addr));</pre>
else
```

```
data<="ZZZZZZZZZ";
end if;
end if;
end process;
end behav;
```

### ➢ RAM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity ram1 is
port (rst : in std_logic;
       ena: in std_logic;
       writein, readout: in std logic;
          data : inout std_logic_vector(7 downto 0);
          addr : in std_logic_vector(9 downto 0));
end ram1;
architecture behav of ram1 is
type ram_array is array(0 to 255) of std_logic_vector (7 downto 0);
signal mem:ram_array;
begin
process(readout,data,addr,ena)
if(readout='1' and ena='1') then
data<=mem(conv_integer(addr));</pre>
else
data<="ZZZZZZZZ";
end if;
end process;
process(writein,rst)
begin
if(rst='1') then
mem(0)<="00000000";--1800H DATA_1;
mem(1)<="11111111";--1801H DATA_2;
mem(2)<="10101010";
elsif(rising_edge(writein)) then
mem(conv_integer(addr))<=data;</pre>
end if;
end process;
end behav;
```

2E HALT

Program2 RISC\_CPU RISC\_CPU

20 HEX HLT

Program2 ROM2

RAM2

# **≻** ROM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity rom2 is
port (ena : in std_logic;
      readout : in std_logic;
        data : out std_logic_vector(7 downto 0);
         addr: in std_logic_vector(12 downto 0));
end rom2;
architecture behav of rom2 is
type rom_array is array(0 to 1023) of std_logic_vector (7 downto 0);
signal mem:rom_array;
begin
mem(0)<="10111000";--
                               // 00
                                         BEGIN: LDA DATA_2
mem(1)<="00000001";
mem(2)<="01111000";--
                                             AND DATA 3
                              // 02
mem(3)<="00000010";
mem(4)<="10011000";--
                                  04
                                            XOR DATA 2
mem(5)<="00000001";
mem(6)<="00100000";--
                                  06
                                            SKZ
mem(7)<="00000000";
mem(8)<="00000000";--
                                  08
                                            HLT
                                                               //AND doesn't work
mem(9)<="00000000";
mem(10)<="01011000";--
                                //
                                   0a
                                            ADD DATA_1
mem(11)<="00000000";
mem(12)<="00100000";--
                                            SKZ
                               // Oc
mem(13)<="00000000";
mem(14)<="11100000";--
                                   0e
                                            JMP ADD_OK
mem(15)<="00010010";
mem(16)<="00000000";--
                                //
                                   10
                                            HLT
                                                              //ADD doesn't work
mem(17)<="00000000";
mem(18)<="10011000";--
                                //
                                   12 ADD_OK: XOR DATA_3
```

```
mem(19)<="00000010";
    mem(20)<="01011000";--
                                   // 14
                                               ADD DATA_1
                                                                     //FF plus 1 makes
-1
    mem(21)<="00000000";
    mem(22)<="11011000";--
                                   // 16
                                               STO TEMP
    mem(23)<="00000011";
    mem(24)<="10111000";--
                                               LDA DATA_1
                                   // 18
    mem(25)<="00000000";
    mem(26)<="01011000";--
                                   // 1a
                                                ADD TEMP
                                                                 //-1 plus 1 should
make zero
    mem(27)<="00000011";
    mem(28)<="00100000";--
                                               SKZ
                                   // 1c
    mem(29)<="00000000";
    mem(30)<="00000000";--
                                   // 1e
                                                  HLT
                                                            //ADD Doesn't work
    mem(31)<="00000000";
    mem(32)<="00000000";--
                                       20 END:
                                                          //CONGRATULATIONS - TEST2
                                   //
                                                   HLT
PASSED!
    mem(33)<="00000000";
    mem(34)<="11100000";--
                                   // 22
                                               JMP BEGIN
                                                                //run test again
    mem(35)<="00000000";
    process(addr,ena,readout)
    begin
    if(readout='1') then
    if(ena='1') then
    data<=mem(conv_integer(addr));
    else
    data<="ZZZZZZZZ";
    end if;
    end if;
    end process;
    end behav;
```

# **RAM**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity ram2 is
port (rst: in std_logic;
       ena: in std_logic;
       writein,readout: in std_logic;
          data: inout std_logic_vector(7 downto 0);
          addr : in std_logic_vector(12 downto 0));
end ram2;
architecture behav of ram2 is
type ram array is array(0 to 255) of std logic vector (7 downto 0);
```

```
signal
        mem:ram_array;
 begin
 process(readout,data,addr,ena)
 if(readout='1' and ena='1') then
 data<=mem(conv_integer(addr));
 else
 data<="ZZZZZZZZ";
 end if;
 end process;
 process(writein,rst)
 begin
 if(rst='1') then
  mem(0)<="00000001";--
                                   // 1800
                                                      DATA_1:
 //constant 1(hex)
  mem(1)<="10101010";--
                                        1801
                                                      DATA 2:
 //constant AA(hex)
  mem(2)<="11111111";--
                                        1802
                                                      DATA_3:
 //constant FF(hex)
  mem(3)<="00000000";--
                                   // 1803
                                                      TEMP:
 elsif(rising_edge(writein)) then
 mem(conv_integer(addr))<=data;</pre>
 end if;
 end process;
 end behav;
20H
            HALT
ROM
                         CPU_TEST.vwf,
                                            ACCUM
                                                       DATA
                   RAM
 library ieee;
 use ieee.std_logic_1164.all;
 use ieee.std_logic_unsigned.all;
 entity ram1 is
 port (rst : in std_logic;
        ena: in std_logic;
        writein,readout : in std_logic;
           data : inout std_logic_vector(7 downto 0);
           addr : in std_logic_vector(9 downto 0));
 end ram1;
```


```
architecture behav of ram1 is
type ram_array is array(0 to 255) of std_logic_vector (7 downto 0);
signal mem:ram_array;
begin
process(readout,data,addr,ena)
begin
if(readout='1' and ena='1') then
data<=mem(conv_integer(addr));</pre>
else
data<="ZZZZZZZZ";
end if;
end process;
process(writein,rst)
begin
if(rst='1') then
mem(0)<="00000000";--800H DATA 0;
mem(1)<="00000001";--801H DATA_1;
mem(2)<="00000010";--802H DATA_2;
mem(3)<="00000011";--803H DATA_3;
mem(4)<="00000100";--804H DATA 4;
mem(5)<="00000101";--805H DATA_5;
mem(6)<="00000110";--806H DATA_6;
mem(7)<="00000111";--807H DATA_7;
mem(8)<="00001000";--808H DATA_8;
mem(9)<="00001001";--809H DATA 9;
mem(10)<="00001010";--80aH DATA_10;
mem(11)<="11111111";--80bH DATA 11;
mem(12)<="10101010";--80cH DATA_12;
mem(13)<="01010101";--800H DATA_13;
elsif(rising_edge(writein)) then
mem(conv_integer(addr))<=data;</pre>
end if;
end process;
end behav;
                                  ROM
                 -LDA/AND/STO/HALT/JMP-----
mem(0)<="01010100"; --00 begin:LDA DATA 12 "10101010"
mem(1)<="00001100";
mem(2)<="00110100"; --02 AND DATA 6
                                              "00000110"
mem(3)<="00000110";
mem(4)<="01100100"; --04 STO DATA_14
                                             "0000010"
```


mem(5)<="00001110";

mem(7)<="00000000";

mem(6)<="00000000"; --04 HALT

mem(8)<="01110000"; --05 JMP begin mem(9)<="000000000";






----- LDA/XORR/SKZ/HALT/JMP------ mem(0)<="01010100"; --00 begin:LDA DATA\_12 "10101010"


```
mem(1)<="00001100";
mem(2)<="00100100"; --02 ADD DATA_13 "01010101"

mem(3)<="00001101";
mem(4)<="01000100"; --06 ANDD DATA_11 "1111111"


mem(5)<="00001011";
mem(6)<="00010000"; --08 SKZ
mem(7)<="00000000";
mem(8)<="00000000"; --08 HALT
mem(9)<="00000000"; --0a JMP begin
mem(11)<="000000000";
```




```
LDA/SLL/SRL/ROR/ROL/HALT---
mem(0)<="01010100"; --00 begin:LDA DATA_9
                                            "00001001"
mem(1)<="00001001";
mem(2)<="10000000"; --02 SLL
                                            "00010010"
mem(3)<="00000000";
mem(4)<="10010000"; --06 SRL
                                            "00001001"
mem(5)<="00000000";
mem(6)<="10110000"; --08 ROR
                                             "10000100"
mem(7)<="00000000";
mem(8)<="10100000"; --08 ROL
                                             "00001001"
mem(9)<="00000000";
mem(10)<="00000000"; --0a HALT
mem(11)<="00000000";
```



LDA/MUL/DIV/SUB/NOTT/HALT----mem(0)<="01010100"; --00 begin:LDA DATA 4 "00000100" mem(1)<="00000100"; mem(2)<="11000100"; --02 MUL DATA 8 "00100000" mem(3)<="00001000"; mem(4)<="11010100"; --06 DIV DATA 2 "00010000" mem(5)<="00000010"; mem(6)<="11100100"; --08 SUB DATA\_10 "00000110" mem(7)<="00001010"; mem(8)<="11110000"; --08 NOTT "11111001" mem(9)<="00000000"; mem(10)<="00000000"; --0a HALT mem(11)<="00000000";





1 2 3 RISC\_CPU

- [1]. .Verilog
- [2]. , , .CPU